EEWORLDEEWORLDEEWORLD

Part Number

Search

PM5369-FI

Description
Micro Peripheral IC
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size370KB,2 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric Compare View All

PM5369-FI Online Shopping

Suppliers Part Number Price MOQ In stock  
PM5369-FI - - View Buy Now

PM5369-FI Overview

Micro Peripheral IC

PM5369-FI Parametric

Parameter NameAttribute value
MakerMicrosemi
package instruction,
Reach Compliance Codecompliant
PM5369 TUPP 9953
Tributary Unit Payload Processor for 9953 Mbit/s
Released Product Brief
AL
PV
T
OB
io
Line Side
fI
Block Diagram
HS
GL
.L
TD
on
Th
virtual tributaries (VTs) or SDH tributary units (TUs) in an STS-
192/STM-64 or STS-48/STM-16 data stream
Supports High Order (STS/AU) pointer processing, payload
processing, and path termination/monitoring
Supports Low Order (VT/TU) pointer processing, payload
processing, and path monitoring
On the line side, provides working Serial Receive and Transmit ESSI
(Extended SONET Serial Interface) CML links. Links are
configurable as:
4xSTS-48/STM-16 2488.32 Mbit/s SONET/SDH framed
interfaces; or
4xSTS-12/STM-4 622.08 Mbit/s SONET/SDH framed interfaces
On the system side, provides working Add and Drop Serial ESSI
links. Links are configurable as:
4xSTS-48/STM-16 2488.32 Mbit/s SONET/SDH framed
interfaces; or
4xSTS-12/STM-4 622.08 Mbit/s SONET/SDH framed interfaces
Independently configurable (2488.32 Mbit/s or 622.08 Mbit/s) Line
and System Interfaces
Provides a set of Ingress and Egress shared protection links
Provides a per-link Space switch on egress interfaces
Provides a steady-state latency of:
21 ìs from line Receive to system DROP for VT1.5
2.5 ìs from system ADD to line TX
ur
sd
ay
,1
2A
pr
il,
2
01
in
Low Order Processor (LOPP)
Perf. Mon/
MAPS
Rx High
Order
Processor
(HOPP)
Transmit ESSI
Interface
Pointer
Interpreter
and VT/TU
Aligner
STS/AU
Aligner
Bypass Path
Transmit ESSI
Interface
CML ESSI Serial System
Drop Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
ro
lle
d]
Shared Ingress
Protect
Receive ESSI
Interface
by
bh
ar
CML ESSI Serial Line
Receive Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Receive ESSI
Interface
ti
sa
2
System Side
01
Configurable, multi-channel payload processor for aligning SONET
(MAPS) support to work with a centralized fabric (e.g., PM5370
WSE 40)
Supports independent Line Receive and System Drop transport
frame alignment for high-order traffic
Supports independent transport, high-order payload and tributary
multi-frame alignments for low-order traffic
Supports independent Line Transmit and System Add transport
frame alignments
On the receive path, provides optional SDH payload conversion of:
AU4/VC4/TUG3/TU3/VC3/C3 to AU3/VC3/C3; or
AU3/VC3/C3 to AU4/VC4/TUG3/TU3/VC3/C3; or
AU4/VC4/TUG3/TUG2 to AU3/VC3/TUG2; or
AU3/VC3/TUG2 to AU4/VC4/TUG3/TUG2
On the transmit path, provides optional SDH payload conversion of:
AU3/VC3/C3 to AU4/VC4/TUG3/TU3/VC3/C3; or
AU4/VC4/TUG3/TUG2 to AU3/VC3/TUG2; or
AU3/VC3/TUG2 to AU4/VC4/TUG3/TUG2
Allows for low order (VT/TU) processing bypass
Supports high-order ESSI transport overhead transparency
Supports line and system diagnostic and facility loopbacks
Provides optional PRBS generation and monitoring features for
ESSI offline link verification
Provides a generic 16-bit microprocessor bus interface for
configuration, control, and status monitoring
Provides a standard 5-signal IEEE 1149.1 JTAG test port for
boundary scan test purposes
:1
Product Highlights
Provides hardware based Message Assisted Protection Switching
5:
49
REI-P,
(E)RDI-P
Shared Egress
Protect
ad
ed
[c
o
CML ESSI Serial Line
Transmit Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Transmit ESSI
Interface
Tx High
Order
Processor
(HOPP)
nt
Receive ESSI
Interface
PMC-2020003, Issue 6
Copyright © 2012 PMC-Sierra, Inc.
All rights reserved. Proprietary and Confidential to PMC-Sierra and for its customers’ internal use.
Do
wn
lo
Shared Egress
Protect
Transmit ESSI
Interface
Receive ESSI
Interface
AM
CML ESSI Serial System
Add Interface
4 x 2.5 Gbit/s or
4 x 622 Mbit/s
Shared Ingress
Protect

PM5369-FI Related Products

PM5369-FI PM5369-FGI
Description Micro Peripheral IC Micro Peripheral IC
Maker Microsemi Microsemi
Reach Compliance Code compliant compliant

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2852  127  1928  808  406  58  3  39  17  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号