531DC157M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531DC157M000DGR

531DC157M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 157MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DC157M000DGR Overview

CMOS/TTL Output Clock Oscillator, 157MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC157M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	157 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Conductive tube controlled charging short delay circuit 2

amplifier circuit diagram

Telephone ringtone automatic adjustment circuit diagram

HQ-001 emergency light circuit diagram

DC constant current drive of infrared light-emitting diodes

Schematic block diagram of TX-KBl02

About the clock division problem of LM3S development board: SysCtlClockSet(SYSCTL_SYSDIV_32 | SYSCTL_USE_OSC | SYSCTL_OSC_MAIN |SYSCTL_XTAL_16MHZ); Can the clock frequency selection in this function be written arbitrarily, or must it be written in the same MHz...; jayce123 Microcontroller MCU

Experts, MCU and MCU communication, no RX tx port line is needed: Dear experts: I have a question: There are two microcontrollers communicating, A and B, 51 series, and B also needs to communicate with a PC, so the RXD/TXD line of B cannot be used to communicate wit...; caibapaint Embedded System

Could someone please tell me why the 316 drive (IGBT) signal is protected and cannot be output?: Could someone please tell me why the 316 driver (IGBT) signal is protected and cannot be output? I used 316 to drive the IGBT and plugged in the components according to the circuit, but the output doe...; xiaofangzi Power technology

Energy-saving, high-performance 3G-SDI solution: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] It is a serial digital interface used to transmit uncompressed digital video signals. In the 1980s, SDI developed rapidly and it...; maker Mobile and portable

Xilinx: It’s great to have TSMC: Xilinx announced its latest 28nm FPGA technology on October 27, 2010. The new technology uses stacked silicon interconnects to package four FPGA chips in one chip, including logic, memory, serial tran...; 天天谈芯 FPGA/CPLD

TI new board!! C2000 series launchpad! Super low price with product manual, schematic diagram, pcb diagram: [backcolor=rgb(238, 238, 238)][size=12px]dsp系列的launchpad!!![/size][/backcolor] [backcolor=rgb(238, 238, 238)][size=12px]才17美元！！[/size][/backcolor] [backcolor=rgb(238, 238, 238)][size=12px]太强悍了。。。。。[/s...; yuxizhe Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components