Field Programmable Gate Array, 1024 CLBs, 18000 Gates, 179MHz, CMOS, CPGA352, CERAMIC, PGA-352
| Parameter Name | Attribute value |
| Is it Rohs certified? | incompatible |
| Parts packaging code | PGA |
| package instruction | PGA, |
| Contacts | 352 |
| Reach Compliance Code | compli |
| maximum clock frequency | 179 MHz |
| JESD-30 code | S-CPGA-P352 |
| JESD-609 code | e0 |
| Configurable number of logic blocks | 1024 |
| Equivalent number of gates | 18000 |
| Number of terminals | 352 |
| Maximum operating temperature | 85 °C |
| Minimum operating temperature | |
| organize | 1024 CLBS, 18000 GATES |
| Package body material | CERAMIC, METAL-SEALED COFIRED |
| encapsulated code | PGA |
| Package shape | SQUARE |
| Package form | GRID ARRAY |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| Programmable logic type | FIELD PROGRAMMABLE GATE ARRAY |
| Certification status | Not Qualified |
| Maximum supply voltage | 3.6 V |
| Minimum supply voltage | 3 V |
| Nominal supply voltage | 3.3 V |
| surface mount | NO |
| technology | CMOS |
| Temperature level | OTHER |
| Terminal surface | TIN LEAD |
| Terminal form | PIN/PEG |
| Terminal location | PERPENDICULAR |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| Base Number Matches | 1 |
京公网安备 11010802033920号
EEWORLD
