MHR13TAJFREQ1 datasheet, PDF - EEWORLD Datasheet

MHR13TAJFREQ1: DescriptionHCMOS/TTL Output Clock Oscillator, 1MHz Min, 50MHz Max; CategoryPassive components oscillator; File Size54KB，1 Pages; ManufacturerMtronPTI; Websitehttp://www.mtronpti.com

Download Datasheet Parametric View All

MHR13TAJFREQ1 Overview

HCMOS/TTL Output Clock Oscillator, 1MHz Min, 50MHz Max

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	MtronPTI
Reach Compliance Code	unknown
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Manufacturer's serial number	MHR
Installation features	SURFACE MOUNT
Maximum operating frequency	50 MHz
Minimum operating frequency	1 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	HCMOS/TTL
Output load	10 TTL, 50 PF
physical size	14mm x 9.8mm x 4.7mm
longest rise time	10 ns
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	40/60 %

MHR Series 5.0 Volt HCMOS/TTL

Compatible Surface Mount Oscillators

* Consult factory regarding availability of “B” and “C” symmetry codes, and “8” stability code.

NOTE:

A capacitor of value 0.01

µF

or greater between Vdd and

Ground is recommended.

Pin Connections

1. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.

2. TTL load - See load circuit diagram #1 on page 92. HCMOS load - See load circuit diagram #2 on page 92.

2. Rise/fall times are measured between 0.5 V and 2.4 V for TTL load, and between 10% and 90% Vdd for HCMOS load.

Is there any classic thermocouple signal acquisition and isolation circuit recommendation? Thank you: The working temperature of the thermocouple is relatively high, about 800 degrees; the site conditions are bad, with strong wind and sand. Thank you...; talos Integrated technical exchanges

Please advise how to use the peripheral pins of HPS: I have just come across the concept of HPS of DE1_SOC. Now I want to release UART_TX and UART_RX bound to HPS and use them directly as inputs to FPGA with as little effort as possible. All previous at...; 噫吁戏 FPGA/CPLD

I have encountered a strange problem, please help me out.: I have a question for you. I'm debugging a small system of a single-chip microcomputer recently, and I encountered such a problem: [color=Red][b]After the board is powered on, it is sometimes normal, ...; open82977352 51mcu

Design solution + STM32F4 environment construction: Finally, I started to learn F4. Today, I downloaded the information and prepared to start learning. Unexpectedly, my compilation environment version is too low and does not support F429. My IAR is als...; 一个小白 stm32/stm8

The world's first Japanese Lexus ES will be equipped with electronic exterior mirrors: Recently, Lexus officially announced that it will provide electronic exterior mirrors for the new generation Lexus ES in Japan. Lexus ES has become the world's first mass-produced model equipped with ...; tlyl18108837711 Integrated technical exchanges

How to write a 32-bit array into FIFO in 8-bit increments?: I want to write a 32-bit array into FIFO, but I can only write 8 bits at a time, which means it needs 4 clock cycles. However, I get an error every time I program. Here is my program idea, which is a ...; hms2006 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components