LV7720DEV-25.0M-T1K datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> LV7720DEV-25.0M-T1K

LV7720DEV-25.0M-T1K: DescriptionLVDS Output Clock Oscillator, 1MHz Min, 325MHz Max, 25MHz Nom, ROHS COMPLIANT, CERAMIC, LCC-6; CategoryPassive components oscillator; File Size95KB，8 Pages; ManufacturerPletronics; Environmental Compliance

Download Datasheet Parametric View All

LV7720DEV-25.0M-T1K Overview

LVDS Output Clock Oscillator, 1MHz Min, 325MHz Max, 25MHz Nom, ROHS COMPLIANT, CERAMIC, LCC-6

LV7720DEV-25.0M-T1K Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Pletronics
package instruction	DILCC6,.2
Reach Compliance Code	compliant
Other features	ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time	0.9 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	LV77D
Installation features	SURFACE MOUNT
Number of terminals	6
Maximum operating frequency	325 MHz
Minimum operating frequency	1 MHz
Nominal operating frequency	25 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
Output load	50 OHM
Package body material	CERAMIC
Encapsulate equivalent code	DILCC6,.2
physical size	7.0mm x 5.0mm x 1.7mm
power supply	3.3 V
Certification status	Not Qualified
longest rise time	0.9 ns
Maximum slew rate	45 mA
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

LV77D Series 3.3 V

LVDS Clock Oscillators

January 2011

• Pletronics’ LV77D Series is a quartz crystal

controlled precision square wave generator with

an LVDS output.

• The package is designed for high density surface

mount designs.

• Low cost mass produced oscillator.

• Tape and Reel or cut tape packaging is available.

• 5 x 7 mm LCC Ceramic Package

• Enable/Disable Function on pad 1

• Disable function includes low standby power

mode

• Low Jitter

<= 80MHz there are only limited frequencies available (others are long lead times)

25.00MHz

62.50MHz

40.00MHz

74.175824MHz

50.00MHz

74.25MHz

53.125MHz

80.00MHz

Pletronics Inc. certifies this device is in accordance with the

RoHS 6/6 (2002/95/EC) and WEEE (2002/96/EC) directives.

Pletronics Inc. guarantees the device does not contain the following:

Cadmium, Hexavalent Chromium, Lead, Mercury, PBB’s, PBDE’s

Weight of the Device: 0.16 grams

Moisture Sensitivity Level: 1 As defined in J-STD-020D.1

Second Level Interconnect code: e4

Absolute Maximum Ratings:

Parameter

Supply Voltage

Input Voltage

Output Voltage

Unit

-0.5V to +5.0V

-0.5V to V

+ 0.5V

-0.5V to V

+ 0.5V

Thermal Characteristics

The maximum die or junction temperature is 155

The thermal resistance junction to board is 30 to 50

C/Watt depending on the solder pads, ground plane

and construction of the PCB.

Product information is current as of publication date. The product conforms

to specifications per the terms of the Pletronics standard warranty. Production

processsing does not necessarily include testing of all parameters.

Recommended Resources

LA6510 power operational amplifier circuit diagram

Implementing Y-△ step-down starting control circuit using two contactors

Polarity reversal circuit diagram

6W portable rechargeable power outage emergency lighting circuit

1μs pulse circuit

Power supply circuit of SUNLIHTSM-1416 color display

dsp6657 serial port learning: [size=4]1. I plan to learn with dsp6657, so let's experiment with the serial port first. Find the chip support libraries, path D:\ti\pdk_C6657_1_1_1_4\packages\ti\csl, create a new project[/size] [siz...; Aguilera DSP and ARM Processors

Design of Digital TV Transport Stream Network Acquisition System Based on DSP/BIOS: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]TCP/IP is a necessary protocol for data transmission on the Internet. This network communication mode has been perfected between ...; dtcxn Mobile and portable

DSP peripheral design: Now there is a 100MHZ signal. It needs 74VHC164 frequency division. So does the signal need to add a pull-down resistor? I will order the board soon. Please let me know if you know....; maxcio DSP and ARM Processors

Regarding the problem of simulating IIC communication with STC12C5A60S2 microcontroller! Please give me some advice!: [b][size=5][color=red]The analog interface is shown in the figure. I want to connect two wires SDA and SCL from the IIC bus on the computer motherboard to the P13 and P12 ports of the microcontroller ...; singleyork 51mcu

Altera soc high speed signal acquisition HPS reads DDR too slowly, help: [i=s] This post was last edited by Shi Yu on 2016-10-31 16:36 [/i] Hi everyone, I am currently working on a high-speed signal acquisition project using socFPGA. The FPGA drives the AD chip to generate...; 石玉 FPGA/CPLD

Try the data visualization tool of visionseed in Ubuntu: [i=s]This post was last edited by azxyqcr on 2019-9-16 10:36[/i]I recently purchased a set of AI vision module Visionseed. I plan to try out the Visionseed tool in Ubuntu to understand this vision mod...; azxyqcr TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components