DA223KT147 datasheet, PDF - EEWORLD Datasheet

DA223KT147: DescriptionRectifier Diode, 2 Element, 0.1A, 40V V(RRM), Silicon; CategoryDiscrete semiconductor diode; File Size34KB，1 Pages; ManufacturerROHM Semiconductor; Websitehttps://www.rohm.com/

Download Datasheet Parametric View All

DA223KT147 Overview

Rectifier Diode, 2 Element, 0.1A, 40V V(RRM), Silicon

Parameter Name	Attribute value
Maker	ROHM Semiconductor
package instruction	R-PDSO-G3
Reach Compliance Code	unknown
ECCN code	EAR99
Configuration	SERIES CONNECTED, CENTER TAP, 2 ELEMENTS
Diode component materials	SILICON
Diode type	RECTIFIER DIODE
Maximum forward voltage (VF)	1.2 V
JESD-30 code	R-PDSO-G3
Number of components	2
Number of terminals	3
Maximum operating temperature	150 °C
Maximum output current	0.1 A
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Maximum power dissipation	0.2 W
Certification status	Not Qualified
Maximum repetitive peak reverse voltage	40 V
Maximum reverse current	0.1 µA
surface mount	YES
Terminal form	GULL WING
Terminal location	DUAL

UCOS+ads: I encountered some assembly problems that I couldn't solve when porting ucos. I used the S3C2410A development board and the development environment was ADS1.2. The porting steps mainly downloaded the ...; 好好盖房子 Real-time operating system RTOS

Please explain the detailed circuit process of the switch control driven by the LED flashlight (high-power chip): Thank you very much for the guidance. I am learning this. Thank you!...; meeagle Microchip MCU

Altera's timing constraints: There is a 62.5Mhz clock clk_62M. I use the statement assign clk_62M_inv = ~clk_62M; to generate an inverse clock. The period of the clocks clk_62M and clk_62M_inv is 16ns. I want to constrain the ris...; lzxylwq FPGA/CPLD

A table showing the characteristics of several lightning protection components: A table showing the characteristics of several lightning protection components...; qwqwqw2088 Analogue and Mixed Signal

2440 streaming camera driver recording: I would like to ask, when using a 2440 streaming camera to drive recording, how can I determine in the application that a frame of data has been collected, so that I can read the data and then read th...; amu08 Embedded System

Pin status during FPGA configuration (repost): Most of the answers are: when configuring, all pins are in Z state by default. Is this statement correct? Let me talk about the situation of several new products I use. Project background: switch sign...; eeleader FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components