BU-61590F5-120S datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-61590F5-120S

BU-61590F5-120S: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP78, 2.100 X 1.800 INCH, 0.210 INCH HEIGHT, FP-78; CategoryThe embedded processor and controller Microcontrollers and processors; File Size79KB，8 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-61590F5-120S Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CDFP78, 2.100 X 1.800 INCH, 0.210 INCH HEIGHT, FP-78

BU-61590F5-120S Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
Parts packaging code	DFP
package instruction	DFP,
Contacts	78
Reach Compliance Code	unknown
Address bus width	16
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-CDFP-F78
low power mode	NO
Number of serial I/Os	2
Number of terminals	78
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	5.334 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-61590

MIL-STD-1553A/B AND McAIR BC/RT/MT,

ADVANCED COMMUNICATION ENGINE (ACE)

FEATURES

•

Fully Integrated Terminal

DESCRIPTION

DDC's

BU-61590

BC/RT/MT

Universal Advanced Communication

Engine (ACE) terminal comprises a

complete integrated interface between

a host processor and a MIL-STD-

1553, STANAG 3838, or McAir bus.

The BU-61590 integrates a dual uni-

versal McAir transceiver, protocol,

memory management and processor

interface logic, and 4K words of inter-

nal buffered RAM in either a 78-pin

DIP or flat pack package.

This dual universal transceiver provides

a sinusoidal waveform for full compli-

ance with 1553A, 1553B, and McAir

A3818, A5232, and A5690 standards.

To minimize board space and "glue"

logic, the Universal ACE terminals

provide the ultimate flexibility in inter-

facing to a host processor and inter-

nal/external RAM.

The BU-61590 provides complete

multiprotocol support of MIL-STD-

1553A, 1553B Notice 2, McAir A3818,

A5232,

and

A5690,

General

Dynamics

16PP303,

Grumman

SPG151A, and STANAG 3838 (includ-

ing EFAbus). The advanced functional

architecture of the ACE terminals pro-

vides software compatibility to DDC's

previous AIM series hybrids. In addi-

tion, the ACE Terminals incorporate a

multiplicity of architectural enhance-

ments allowing flexible operation while

off-loading the host processor, ensur-

ing data consistency, and supporting

bulk data transfers.

The BU-61590 may be operated at

either 12 or 16 MHz. Options allow for

a hardwired or programmable RT

address.

The BU-61590 operates over the full

military temperature range of -55 to

+125°C. Available screened to MIL-

PRF-38534, the terminals are ideal

for demanding military and industrial

processor-to-1553 applications.

•

Dual Universal Transceiver

Satisfies McAir and 1553A/B

•

Multiprotocol Supports:

MIL-STD-1553A and B Notice 2

McAir A3818, A5232, & A5690

General Dynamics 16PP303

(F16) Grumman SPG151A

•

4K x 16 Internal RAM

•

Flexible Processor/Memory

Interface

•

Automatic BC Retries

•

Programmable BC Gap Times

•

BC Frame Auto-Repeat

•

Flexible RT Data Buffering

•

Programmable Illegalization

•

Selective Message Monitor

•

Simultaneous RT/Monitor Mode

TX/RX_A

4K X 16

SHARED

RAM

TRANSCEIVER

DATA

BUFFERS

PROCESSOR

DATA BUS

CH. A

TX/RX_A

DATA BUS

DUAL

ENCODER/DECODER,

MULTIPROTOCOL

AND

MEMORY

MANAGEMENT

D15-D0

TX/RX_B

ADDRESS BUS

ADDRESS

BUFFERS

A15-A0

PROCESSOR

ADDRESS BUS

CH. B

TRANSCEIVER

TX/RX_B

PROCESSOR

AND

MEMORY

INTERFACE

LOGIC

TRANSPARENT/BUFFERED, STRBD, SELECT,

RD/WR, MEM/REG, TRIGGER_SEL/MEMENA-IN,

MSB/LSB/DTGRT, INT_ACK

IOEN, MEMENA-OUT, READYD

ADDR_LAT/MEMOE, ZERO_WAIT/MEMWR,

8/16-BIT/DTREQ, POLARITY_SEL/DTACK

INT

PROCESSOR

AND

MEMORY

CONTROL

INTERRUPT

REQUEST

RT ADDRESS

RTAD4-RTAD0, RTADP

INCMD

MISCELLANEOUS

CLK_IN, TAG_CLK, BC/MT_ENA, TX_INH_A, TX_INH_B,

MSTCLR, SSFLAG/EXT_TRG, ILLEGAL, RT_AD_LAT

BU-61590 BLOCK DIAGRAM

1994, 1999 Data Device Corporation

Recommended Resources

Airmate TW-HT202 heater circuit diagram

Power line household microwave telephone circuit diagram

60w power amplifier circuit with convertible output power

Magnetic sensing preamplifier circuit

SCR drive amplifier circuit

6OXT(1.0) computer motherboard circuit diagram_14

【FAQ】Microchip Live: GoodLock Project using SAM L11 and TrustFLEX ATECC608 security devices: Live Topic: GoodLock Project Using SAM L11 and TrustFLEX ATECC608 Security Devices | Microchip Security Solutions Series Seminar 14Content introduction: Future Electronics has designed a unique truste...; EEWORLD社区 Embedded System

Can anyone guide me on how to write the program for a USB to serial port DEVICE?: I want to make some small tools by myself, and I want to use USB for communication. I plan to realize it as a USB to serial port device, so that I don't need to write software on the PC side. The devi...; lkangj1987 Embedded System

Audio component library: [i=s]This post was last edited by paulhyde on 2014-9-15 03:38[/i] Audio component library...; da610 Electronics Design Contest

A small software that can check any chip information: [i=s]This post was last edited by paulhyde on 2014-9-15 09:07[/i] I hope it is useful to you all[[i]This post was last edited by douglas816 on 2009-8-7 18:30[/i]]...; douglas816 Electronics Design Contest

Detailed explanation of terminal device state switching in TI ZigBee protocol stack: This article mainly introduces the detailed description of the switching between different states during the operation of the terminal device End Device in TI ZigBee protocol stack Z-Stack, and furthe...; Aguilera RF/Wirelessly

Key Technologies and Applications of Wireless LAN: [b] 0 Introduction [u][b] Wireless LAN (WLAN) is the product of the combination of computer [u][b] network [/b][/u] technology and radio communication technology. It is developed on the basis of wired...; xtss RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components