EEWORLDEEWORLDEEWORLD

Part Number

Search

531SA796M000DGR

Description
LVDS Output Clock Oscillator, 796MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531SA796M000DGR Overview

LVDS Output Clock Oscillator, 796MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA796M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency796 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Application of ADXL202 in Combined Vehicle Navigation System
Introduction With the rapid development and maturity of positioning and navigation technology, vehicle navigation systems have been more and more widely used in related fields. The function of the veh...
frozenviolet Automotive Electronics
Controlling Advantech PCL-818HG Board with VB Based on DLL
Dynamic link library DLL is a Windows-based program module that is loaded and connected at runtime. The dynamic link library only contains the relevant information for loading the DLL when the applica...
wuguo Industrial Control Electronics
A very good Sms.h file used in the GPRS PDU encoding program
#if !defined(__SMS_H__)#define __SMS_H__// User information encoding method#define GSM_7BIT 0#define GSM_8BIT 4#define GSM_UCS2 8// Response status#define GSM_WAIT0// Wait, uncertain#define GSM_OK 1 /...
wuquan-1230 ARM Technology
Get a gift when you visit the exhibition | Go to the element18 booth and get a Starbucks coffee coupon (Shanghai Munich Electronics Show)
Attention to friends who have registered for the Shanghai Munich Electronics Show from March 14th to 16th! (Well, those who haven't registered yet, click here~) element168 invites you to the booth for...
EEWORLD社区 Integrated technical exchanges
【Design Tools】Xilinx_fpga_Design Training Chinese Tutorial-Xilinx Design Process
Xilinx_fpga_design training Chinese tutorial-Xilinx design process...
nwx8899 FPGA/CPLD
How to change the period at the same time when using TA and TB timers to output PWM?
Dear seniors, I have tried for a long time and can only change one, that is, the output phase remains unchanged and the period is variable. [[i] This post was last edited by t_shaojun126 on 2012-9-3 1...
t_shaojun126 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1782  1433  1758  2550  1704  36  29  52  35  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号