CAUTION: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; the functional
operation of the device, at these or any other conditions above those listed in the operational sections of this specification, is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
Note:
1.
θ
JA
is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See
Tech Brief TB379 for details.
Electrical Specifications
Over recommended operating conditions unless otherwise stated. All voltages with respect to GND.
SYMBOL
IccdSby
IccdRd
IccdWr
I
LkgDig
I
LkgDCP
VDDRamp
t
DCP
(Note 13)
t
D
PARAMETER
Standby Current at VDD
Read Current at VDD
Write Current at VDD
Leakage Current at Pins SDA, SCL,
and WP
Leakage Current at RH, RW, RL
VDD Power-Up Ramp Rate
DCP Wiper Response Time
Power-Up Delay
SCL falling edge of last bit of DCP Data Byte to
wiper change
VDD above 2.6V, to DCP Initial Value Register
recall completed, and I
2
C Interface in standby
state
10
W and U versions, respectively. T
A
= 25°C.
Measured between R
H
and R
L
pins.
T
A
= 25°C. Measured between R
H
and R
L
pins.
V
DD
= 3.3V @ 25°C. Wiper current = V
DD
/R
Total
7
-20
100
10, 50
20
300
TEST CONDITIONS
Serial interface in standby
Reading with 400kHz at SCL
Writing to EEPROM
Pin voltage from GND to VDD
Pin voltage from GND to VDD
-10
-1
0.2
1.5
3
MIN
TYP
(Note 1)
MAX
10
1
5
10
1
UNIT
µA
mA
mA
µA
µA
V/ms
µs
ms
CH/CW/CL
(Note 13)
R
Total
RH, RW, RL Pin Capacitance
Total Resistance
R
Total
Tolerance
pF
kΩ
%
Ω
Bits
R
Wiper
Wiper Resistance
DCP Resolution
DCP IN VOLTAGE DIVIDER MODE
(0V at RL, VCC at RH; measured at RW unloaded)
FSerror
(Note 2, 3)
ZSerror
(Note 2, 4)
TC
V
(Note 7, 13)
Full-Scale Error
U option
W option
Zero-Scale Error
U option
W option
Ratiometric Temperature
Coefficient
DCP Register between 10 hex and 6F hex
Monotonic over all tap positions
-0.75
-1
-2
-5
0
0
-1
-1
1
1
±4
0.75
1
0
0
2
5
LSB
LSB
LSB
LSB
ppm/°C
LSB
LSB
DNL (Note 2, 5) Differential Non-Linearity
INL (Note 2, 6) Integral Non-Linearity
3
FN8243.1
April 17, 2006
ISL96017
Electrical Specifications
Over recommended operating conditions unless otherwise stated. All voltages with respect to GND.
(Continued)
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
TYP
(Note 1)
MAX
UNIT
DCP IN RESISTOR MODE
(Measurements between RH and RW with RL not connected)
R
127
(Note 8) Resistance Offset.
U version - DCP Register set to 7F hex.
Measured between R
H
and R
W
pins.
W version - DCP Register set to 7F hex.
Measured between R
H
and R
W
pins.
TC
R
(Note 11,13)
RDNL
(Note 8,9)
RINL
(Note 8,10)
Resistance Temperature Coefficient
Resistance Differential Non-
Linearity
Resistance Integral Non-Linearity
-0.75
-1
0
0.5
1
±100
0.75
1
2
5
MI
MI
ppm/°C
MI
(Note 1)
MI
(Note 1)
EEPROM SPECS
EEPROM Endurance
EEPROM Retention
t
WC
(Note 12) Non-Volatile Write Cycle Time
SERIAL INTERFACE SPECS
V
IL
V
IH
Hysteresis
V
OL
Cpin
f
SCL
t
IN
t
AA
t
BUF
WP, SDA, and SCL Input Buffer
LOW Voltage
WP, SDA and SCL Input Buffer
HIGH Voltage
SDA and SCL Input Buffer
Hysteresis
SDA Output Buffer LOW Voltage,
Sinking 4mA
WP, SDA, and SCL Pin Capacitance
SCL Frequency
Pulse Width Suppression Time at
SDA and SCL Inputs.
SCL Falling Edge to SDA Output
Data Valid
Time the Bus Must be Free Before
the Start of a New Transmission
Clock LOW Time
Clock HIGH Time
START Condition Setup Time
START Condition Hold Time
Input Data Setup Time
Any pulse narrower than the max spec is
suppressed
SCL falling edge crossing 30% of VDD, until
SDA exits the 30% to 70% of VDD window
SDA crossing 70% of VCC during a STOP
condition, to SDA crossing 70% of VDD during
the following START condition
Measured at the 30% of VDD crossing
Measured at the 70% of VDD crossing
SCL rising edge to SDA falling edge. Both
crossing 70% of VDD
From SDA falling edge crossing 30% of VDD to
SCL falling edge crossing 70% of VDD
From SDA exiting the 30% to 70% of VDD
window, to SCL rising edge crossing 30% of
VDD
From SCL rising edge crossing 70% of VDD to
SDA entering the 30% to 70% of VDD window
From SCL rising edge crossing 70% of VCC, to
SDA rising edge crossing 30% of VDD
1300
-0.3
0.7*
VDD
0.05*
VDD
0
0.4
10
400
50
900
0.3*
VDD
VDD
+0.3
V
V
V
V
pF
kHz
ns
ns
ns
At 55°C
1,000,000
50
6
12
Cycles
Years
ms
t
LOW
t
HIGH
t
SU:STA
t
HD:STA
t
SU:DAT
1300
600
600
600
100
ns
ns
ns
ns
ns
t
HD:DAT
t
SU:STO
Input Data Hold Time
STOP Condition Setup Time
0
600
ns
ns
4
FN8243.1
April 17, 2006
ISL96017
Electrical Specifications
Over recommended operating conditions unless otherwise stated. All voltages with respect to GND.
(Continued)
SYMBOL
t
HD:STO
t
DH
PARAMETER
STOP Condition Hold Time
Output Data Hold Time
TEST CONDITIONS
From SDA rising edge to SCL falling edge. Both
crossing 70% of VDD
From SCL falling edge crossing 30% of VDD,
until SDA enters the 30% to 70% of VDD
window
From 30% to 70% of VDD
From 70% to 30% of VDD
Total on-chip and off-chip
MIN
600
0
TYP
(Note 1)
MAX
UNIT
ns
ns
t
R
t
F
Cb
Rpu
SDA and SCL Rise Time
SDA and SCL Fall Time
Capacitive Loading of SDA or SCL
20+
0.1*Cb
20+
0.1*Cb
10
1
250
250
400
ns
ns
pF
kΩ
SDA and SCL Bus Pull-Up Resistor Maximum is determined by t
R
and t
F
Off-Chip
For Cb = 400pF, max is about 2~2.5kΩ
For Cb = 40pF, max is about 15~20kΩ
WP Setup Time
WP Hold Time
Before START condition
After STOP condition
t
SU:WP
t
HD:WP
NOTES:
600
600
ns
ns
2. Typical values are for T
A
= 25°C and V
DD
= 3.3V.
3. LSB = (V(RW)
127
– V(RW)
0
)/127. V(RW)
127
and V(RW)
0
are the voltage at pin RW for the DCP Register set to 7F hex and 00 hex respectively.
4. FSerror = (V(RW)
127
– VDD)/LSB
5. ZSerror = V(RW)
0
/LSB
6. DNL = [(V(RW)
i
– V(RW)
i-1
)/LSB] – 1, for i from 1 to 127. i is the DCP Register setting.
After several days of testing, the code to drive the LCD5110 display was finally successfully transplanted. The following is a picture of the testing process:This is what it looks like:During the tran...
I applied for the Wolverine board for quite a while, but I had no choice as a graduate student. I also participated in another competition in my spare time and helped my undergraduate laboratory devel...
[font=黑体][size=5] An_Ran——I believe everyone is familiar with him! The moderator of C2000! Due to An_Ran’s work, I will be more exposed to the content of [stm32/stm8] in the future! [/size][/font] [fo...
The logic high level of the LCD I use needs to be at least 3.5V, but the GPIO output level is only about 3.3V. Can this level be configured by software? I am using a TIVA C Launchpad...
Dear prawns:I wrote a program for a running light, but the running light doesn't respond. I don't know where the problem is. I just started learning ARM, please give me some advice. Here is the code:
...
The most significant event in the technology circle during this period is undoubtedly the news that ZTE was banned by the United States. Once the news came out, it shocked the entire Chinese techno...[Details]
Development Background: 1. Main chip - STM32F207VCT6; 2. TCP/IP protocol stack - LWIP, transplanted based on ST routines; 3. Operating system - none (bare metal); Anomalies: 1. Power on the device wi...[Details]
With the implementation of the first version of the NR sub-6GHz draft of 3GPP in December 2017, and the subsequent Phase 2 drafts, semiconductor manufacturers and terminal manufacturers began to ...[Details]
Analysts have sorted out some interesting phenomena. Let's follow the embedded editor to learn about the relevant content.
Huawei emerged as a star in the all-
flash
array sales ra...[Details]
The implementation of CAN driver under embedded operating system Android requires not only adding CAN driver device in Linux kernel, but also implementing the call of Android HAL layer. Taking S5...[Details]
In recent years, in addition to Huawei Kirin
chips
in the mobile phone industry
, Xiaomi's own processor Pengpai S1, AI
chip
start-ups such as Cambrian, Horizon, and Deephi Technolo...[Details]
Household photovoltaic power stations mainly utilize idle resources on existing household buildings, such as roofs, wall facades, balconies, courtyards, etc., to install and use distributed photovo...[Details]
Ouster LiDAR OS-1 (left) and OS-2 (center) Velodyne invented the modern 3D LiDAR scanner in the mid-2000s, but in recent years conventional wisdom has held that Velodyne’s design — 64 lasers mounted...[Details]
Use the STM32 timer input capture module to control 3-way ultrasonic sensors. The ultrasonic sensor used this time is the common HC-SR04, which is often used in the obstacle avoidance system of smal...[Details]
Table of contents: 1 Overview 2: Common interrupt functions 3: PWM output 1 Overview In development, timers are widely used, which can be simply summarized into three aspects: 1.1: Application of ...[Details]
Using AT89S51 microcontroller, modify the original one to turn the LED on for 4s and off for 2s. Thank you. Use a timer. (The program is written in the answer, omitted here - just a note) The origi...[Details]
Assume that the MCS-51 microcontroller uses a 12MHz crystal oscillator, and wants to use a timer to generate a pulse with a duty cycle of about 30% and a period of 60ms at port P1.0. ;==============...[Details]
Photovoltaic inverters are the core equipment of photovoltaic systems. Their main function is to convert the direct current generated by photovoltaic modules into alternating current that meets the...[Details]