EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD2098R

Description
Transistor
CategoryDiscrete semiconductor    The transistor   
File Size928KB,1 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Parametric View All

2SD2098R Overview

Transistor

2SD2098R Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknow
Base Number Matches1

2SD2098R Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
SOT-89-3L Plastic-Encapsulate Transistors
2SD2098
FEATURES
Excellent DC current gain characteristics
Complements the 2SB1386
MAXIMUM RATINGS (T
a
=25
unless otherwise noted)
Symbol
V
CBO
V
CEO
V
EBO
I
C
P
C
T
J
T
stg
Parameter
Collector-Base Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current -Continuous
Collector Power Dissipation
Junction Temperature
Storage Temperature
Value
50
20
6
5
500
150
-55~150
Unit
V
V
V
A
mW
SOT-89-3L
1.
BASE
2.
COLLECTOR
3.
EMITTER
1
2
3
ELECTRICAL CHARACTERISTICS (T
a
=25℃ unless otherwise specified)
Parameter
Collector-base breakdown voltage
Collector-emitter breakdown voltage
Emitter-base breakdown voltage
Collector cut-off current
Emitter cut-off current
DC current gain
Collector-emitter saturation voltage
Transition frequency
Collector output capacitance
Symbol
V
(BR)CBO
V
(BR)CEO
V
(BR)EBO
I
CBO
I
EBO
h
FE
V
CE(sat)
f
T
C
ob
Test conditions
I
C
=50μA,I
E
=0
I
C
=1mA,I
B
=0
I
E
=50μA, =0
V
CB
=40V,I
E
=0
V
EB
=5V,I
C
=0
V
CE
=2V,I
C
=0.5A
I
C
=4A,I
B
=100mA
V
CE
=6V,I
C
=50mA,f=100MHz
V
CB
=20V,I
E
=0,f=1MHz
150
30
120
Min
50
20
6
0.5
0.5
390
1
V
MHz
pF
Typ
Max
Unit
V
V
V
μA
μA
CLASSIFICATION OF h
FE
Rank
Range
Marking
Q
120-270
AHQ
R
180-390
AHR
A,Jun,2011
EEworld Moderator Reward Rules (Effective from August 1, 2017)
[font=微软雅黑][size=3]To thank the moderators for their hard work, we have set up the following moderator reward rules:[/size][/font][font=微软雅黑][size=3] [/size][/font][font=微软雅黑][size=3] [/size][b][size=...
eric_wang Suggestions & Announcements
How to use ARM peripherals?
After ARM receives data from FPGA through AXI bridge, how to send the received data through the Ethernet port of ARM? (1) After reading the previous posts in the forum, can I write a socket communicat...
sugizo1991 FPGA/CPLD
STM32
Now I am using STM32F103 chip, operating on Windows, using XP DDK USB BLUK source code to generate a driver, and using that driver directly. USB generates 64K data at a time. It can generate 200K data...
xuexithree stm32/stm8
Wuhan University of Technology-2009 Preliminary Competition Questions
[i=s]This post was last edited by paulhyde on 2014-9-15 08:57[/i] Share@@@@@@@...
电信丰子凯 Electronics Design Contest
Humidity Sensor
Humidity Sensor Information...
平行缘分 FPGA/CPLD
[Transfer] The Secret Behind Class D Amplifiers
The Secrets Behind Class D Amplifiers[p=15, null, left][color=rgb(0, 0, 0)][font=Arial, Helvetica, sans-serif][size=12px]By Eric Gaalaas[/size][/font][/color][/p][hr][p=15, null, left][color=rgb(0, 0,...
dontium ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号