LP3876ET-1.8 datasheet, PDF - EEWORLD Datasheet

LP3876ET-1.8: DescriptionIC VREG 1.8 V FIXED POSITIVE LDO REGULATOR, 1.2 V DROPOUT, PSFM5, TO-220, 5 PIN, Fixed Positive Single Output LDO Regulator; CategoryPower/power management The power supply circuit; File Size355KB，16 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric

LP3876ET-1.8 Overview

IC VREG 1.8 V FIXED POSITIVE LDO REGULATOR, 1.2 V DROPOUT, PSFM5, TO-220, 5 PIN, Fixed Positive Single Output LDO Regulator

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
package instruction	TO-220, 5 PIN
Reach Compliance Code	not_compliant
ECCN code	EAR99
Adjustability	FIXED
Maximum drop-back voltage 1	1.2 V
Nominal dropback voltage 1	0.7 V
Maximum absolute input voltage	7.5 V
Maximum input voltage	7 V
Minimum input voltage	3 V
JESD-30 code	R-PSFM-T5
JESD-609 code	e0
Humidity sensitivity level	1
Number of functions	1
Output times	1
Number of terminals	5
Working temperatureTJ-Max	125 °C
Working temperature TJ-Min	-40 °C
Maximum output current 1	3 A
Maximum output voltage 1	1.854 V
Minimum output voltage 1	1.746 V
Nominal output voltage 1	1.8 V
Package body material	PLASTIC/EPOXY
encapsulated code	ZIP
Encapsulate equivalent code	ZIP5,.15,.17,67TB
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
method of packing	RAIL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Regulator type	FIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
surface mount	NO
technology	CMOS
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	1.7 mm
Terminal location	SINGLE
Maximum time at peak reflow temperature	40
Maximum voltage tolerance	3%

Calculation of mixed ratios of multiple colors for LCD: [i=s]This post was last edited by shipeng on 2020-5-9 15:24[/i]I suddenly had an idea: Can the LCD font be scaled down according to the required proportion, so that all font sizes share a set of dot m...; shipeng MCU

Problems configuring ADC in DAVE: [color=#333333][font=arial, Simsun, 宋体][size=12px] [/size][/font][/color] [color=#333333][font=arial, Simsun, 宋体][size=12px] The division frequency of the analog signal clock and the digital signal cl...; 1157421908 TI Technology Forum

Help, make FPGA board: I need to make a board to realize baseband modulation. The chip I initially selected is EP2C8Q208C8. The input is from RS232 and the output is connected to a D/A. I found the schematic diagram of the ...; budie FPGA/CPLD

When compiling rt-thread in IAR environment, the .icf file writing precautions: I've been working on the RT-Thread system recently. Since my MCU is LPC1778 and I prefer to use the IAR environment, I checked the source code for the IAR project for LPC1768. I copied the IAR project...; zhouguoping Real-time operating system RTOS

Electronic Homemade: [i=s] This post was last edited by paulhyde on 2014-9-15 09:18 [/i] You will regret it if you don't read it...; guoguizhi123 Electronics Design Contest

Freescale MCF5307 I2C Example: This is a demo written by someone else that I saw on the Internet. It is for the most basic model mcf5307 of the Freescale Coldfire V3 series. You can refer to...; bluehacker NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components