531RB603M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RB603M000DG

531RB603M000DG: DescriptionLVPECL Output Clock Oscillator, 603MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB603M000DG Overview

LVPECL Output Clock Oscillator, 603MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB603M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	603 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TDA1518Q power amplifier circuit diagram

Huayi-Ariston BCD-161 refrigerator circuit

JDE-200 emergency power circuit

Gem KYT-30A turning fan circuit diagram

Circuit diagram of square wave generator with adjustable duty cycle composed of 555

HTS thermometer circuit

【Uncle T's Library】Surface mounted inductor samples: [p=24, null, left][color=rgb(86, 86, 86)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=14px][url=https://download.eeworld.com.cn/detail/tyw/299953?src=3996][color=#0066cc]《Surface Mount Inductors》Boo...; tyw Download Centre

Verilog overflow: There is a 3-bit register cnt. If the value of cnt is 3'b111, then after cnt+1 is executed, cnt should be 3'b000, right? Suppose there is a reg [2:0] temp=3'b000; then should the result of if ( temp =...; unknowy FPGA/CPLD

How to control LED static dead light?: [hide]Many companies still have a relatively basic understanding of LED anti-static, and believe that "as long as my workshop, my packaging and other links have adequate electrostatic protection, my L...; 探路者 LED Zone

15 swords to break through workplace difficulties: Psychological guide: No matter how successful a person is, his career path will not be smooth sailing. What abilities or qualities should you have when you encounter a dilemma in the workplace? Cultiv...; ESD技术咨询 Talking about work

Welfare is coming, it’s the anniversary of the Keysight service account, smash the golden eggs to win gifts!: [font=微软雅黑][size=3]Scan the QR code below to participate in the Keysight service account anniversary celebration and smash the golden egg to win gifts! [/size][/font] [font=微软雅黑][size=3] [/size][/font...; eric_wang Talking

How to read the accuracy indicators of measuring instruments: [p=30, null, left][font=宋体][size=3][color=#000000]During the test and measurement process, due to the influence of the measuring instrument hardware itself, measuring conditions or measuring methods, ...; Jacktang Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components