EEWORLDEEWORLDEEWORLD

Part Number

Search

550CC020M480DGR

Description
CMOS Output Clock Oscillator, 20.48MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size231KB,14 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550CC020M480DGR Overview

CMOS Output Clock Oscillator, 20.48MHz Nom, ROHS COMPLIANT PACKAGE-6

550CC020M480DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresCOMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage3.3 V
Minimum control voltage
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
JESD-609 codee4
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Nominal operating frequency20.48 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
R
EVISION
D
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(VCXO)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 8.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 7.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.6 6/07
Copyright © 2007 by Silicon Laboratories
Si550
MSP430G2231 cannot enter the P1 port external interrupt
Please help! ! ! Why can't my LAUNCHPAD enter the external interrupt program of port P1? ? The P1 port interrupt and global interrupt are all turned on. Part of the procedure is as follows: .............
web_wu Microcontroller MCU
MSP430F5528?
I would like to ask if anyone has used MSP430F5528. How is its performance and stability? Can it be used with F149 on the same emulator? ~...
MSP430_WZR Microcontroller MCU
【CN0253】Robust, low-power battery monitoring circuit front end
电路功能与优势 图1所示电路为鲁棒的电池监控前端,专为可能发生瞬变的环境而设计,例如工业或过程自动化环境。该电路使用 ADG5408 4通道CMOS多路复用器,后接AD8226 仪表放大器,以低功耗和低成本精确监控各电池的电压,且无需额外的外部瞬变保护电路。 瞬变过压条件可造成传统CMOS开关发生闩锁。通过结隔离技术,PMOS和NMOS晶体管的N和P井形成寄生硅控整流器(SCR)电路。过压条件触发...
EEWORLD社区 ADI Reference Circuit
LM3S9B96 chip recommendation
After searching online, the following points are attractive to me: 1. Embedded SafeRTOS kernel 2. 8/16/32-bit independent peripheral parallel bus 3. Support SDRAM, SRAM/Flash, FPGA, CPLD 4. 10/100 Eth...
arthurli Microcontroller MCU
Here comes another trick. How can I make an amplifier output 1/2 Vout when the input is 0V?
Sorry, I'm really new to this. I want to design an amplifier that outputs 1/2 Vref when Vin+ = Vin- = 1/2 Vref and 1/2 Vref ~ Vref when Vin+>Vin- and 0~1/2 Vref when Vin->Vin+. Does anyone know how to...
littleshrimp Analog electronics
LLC Resonance Principle PDF
The principle of LLC resonance is introduced, which is very basic and easy to understand....
tonytong Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 20  1639  939  587  478  1  33  19  12  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号