550EFFREQBGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550EFFREQBGR

550EFFREQBGR: DescriptionLVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size691KB，45 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

550EFFREQBGR Overview

LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-6

550EFFREQBGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; OUTPUT ENABLE; TAPE AND REEL
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	75 ppm
frequency stability	50%
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Infrared remote control transmitter circuit

Sample signal hold circuit

Induction motor speed control circuit

Two-way communication circuit circuit diagram

Video game time bomb circuit

555 frequency multiplier circuit with 50% duty cycle

[GD32E503 Review] Simple Oscilloscope Experiment (Continued 2): In order to improve the effect of the simple oscilloscope experiment, I tried to change the method of ADC conversion and graphic display. First, the ADC conversion and display were performed in segmen...; hujj Domestic Chip Exchange

[Renesas Electronics MCU Kit Free Trial] Preliminary 2: After the adjustment, I was thinking: What should I do with this small MCU? In fact, imagination is not as good as reality. There are two small things that are needed in life. Let me see how to realiz...; lcdi Renesas Electronics MCUs

WinCE memory allocation and system single-step debugging issues: The first question: After the WinCE system starts, in my device--control panel--system--memory options, you can manually adjust the size of program memory and storage memory. By default, it seems to b...; shuohua Embedded System

Can anyone help me find the specification sheet of the PESD5VOU1BL TVS tube from NXP? [Solved]: [i=s]This post was last edited by okhxyyo on 2015-2-14 15:28[/i] As the title says, please help me. I have searched the Internet for a long time but couldn't find it....; okhxyyo PCB Design

Application of TPS61046 dual output in optical communication: [i=s]This post was last edited by alan000345 on 2019-1-2 09:17[/i] [align=left][color=rgb(85, 85, 85)][font="][size=14px][b]Author: TI engineer Wanda Wang[/b][/size][/font][/color][/align] [align=left...; alan000345 Energy Infrastructure?

Cadence problem help-----------6! :::: About the definition of chip pins: Draw schematics with orcad. Question 1: In the previous post, brother gutcw said: "Bidirectional data port, such as the DATA line with data in and out. Open Collector. The internal output transistor c...; beastest Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components