531AA404M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AA404M000DG

531AA404M000DG: DescriptionLVPECL Output Clock Oscillator, 404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA404M000DG Overview

LVPECL Output Clock Oscillator, 404MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA404M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	404 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MC1407 circuit

Practical circuit 02 using STK3048 and STK6153

Practical neon light power circuit

Circuit diagram using MAX660 to form voltage doubler and negative voltage output

9V battery step-down circuit diagram

555 automatic control circuit for ventilation fan

Design of a practical computer multi-point temperature detection system: A practical new computer temperature acquisition system with 89C52 as the core is designed. It uses J-type thermocouple as the temperature measuring element and uses the integrated current temperature...; zzzzer16 Test/Measurement

Aircraft, bold prediction: [i=s]This post was last edited by paulhyde on 2014-9-15 03:37[/i]This year's national competition has aircrafts. Dear, are you and your friends shocked? There are aircrafts, angle sensors, and protrac...; 季夏木槿 Electronics Design Contest

[ESP32 Learning] Comparison of file reading speeds of two SDIO methods: SDIO supports 4-wire and 1-wire modes. What is the speed difference between the two modes? We tested it on the ESP32_psRAM_Lobo version. The test program is as follows: 1-line mode: [code]import os im...; dcexpert MicroPython Open Source section

Is it possible to draw a logic diagram based on the following paragraph?: [color=#333333][font=宋体,]Assuming that the neighborhood used by the median filter is 3*3, then 9 data need to be known. [/font][/color] [color=#333333][font=宋体,]Adjacent data in the same row can be ob...; 魔人布欧01 FPGA/CPLD

FPGA Training: 1. Course Introduction In communication and image processing applications, powerful digital signal processing (DSP) capabilities are required. When the fastest digital signal processor (DSP) still can...; yanchao05 Embedded System

Working principle of electronic tags: The basic working principle of RFID technology is not complicated: after the tag enters the magnetic field, it receives the radio frequency signal sent by the reader, and uses the energy obtained from...; Jacktang RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components