571QHAFREQDGR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571QHAFREQDGR

571QHAFREQDGR: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571QHAFREQDGR Overview

CMOS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8

571QHAFREQDGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	185 ppm
frequency stability	20%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

Do you know about the dual-mode power monitoring IC that maximizes system performance?

Delayed turn-on regulated power supply circuit composed of LM317

Inverter control and drive circuit diagram

WT8089 holiday lights ASIC

Electromechanical control bidirectional starting half-wave rectification energy consumption braking control circuit

Computer motherboard circuit diagram 810 3_33

Question about DDR memory configuration of P1011: I am using CPU: P1011 DDR3: H5TQ1G63BFR 2 chips (256M byte) MCS0 chip select I want to know: CONFIG_SYS_DDR_CS0_BNDS how to configure this? I read the document and it says: Starting address for chip s...; steven_huang NXP MCU

MSP430 Common Peripheral Circuit Development Board Circuit Schematic: [size=6]MSP430 Common Peripheral Circuit Development Board Circuit Schematic Diagram[/size] [size=6][/size]...; fish001 Microcontroller MCU

msp430c program: I recently got a program like this, please give some expert advice on its function: just add commentsinterrupt [TIMERA0_VECTOR] void Timer_A(void){ float i,j;PidIntNo++;if(PidIntNo>25){PidEn=1;PidIntN...; sdx_none Microcontroller MCU

Enjoy MPLAB Xpress cloud IDE and win gifts by answering questions: [align=left][backcolor=royalblue][font=宋体][size=10.5pt][b][color=#ffffff] [/color][/b][/size][/font][/backcolor][/align][align=left][font=宋体][b][size=4][color=#ff0000][backcolor=white]Event Date: [/ba...; EEWORLD社区 Microchip MCU

Help: How to receive Morse secret and capture comparison with msp430g2452? Please help~~~~ Does anyone have relevant programs that can be used as a reference~~...; 枭龙迎风 TI Technology Forum

About AD collection of 2812: I am a novice and want to use the built-in AD module of 2812 for real-time data acquisition and processing, but I am confused about the operation of the AD interrupt part and the data processing part....; xialang921 DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components