571RJAFREQDG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571RJAFREQDG

571RJAFREQDG: DescriptionLVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571RJAFREQDG Overview

LVPECL Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8

571RJAFREQDG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	104 ppm
frequency stability	20%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

Resistor-Voltage Conversion Circuit

Temperature rise transmitter circuit with the same output

Transistor AC Voltage Regulator Circuit

Functional but unreasonable electrical circuit of C620 lathe

AC power control circuit

Rice shed humidity indicator

Recruiting TI DSP Senior Hardware Development Engineer: 1. More than 3 years of TI DSP hardware development experience; 2. Able to independently or lead a team to complete the overall hardware development of the equipment; 3. Annual salary 100,000-500,000 ...; happy_coo DSP and ARM Processors

Receive an FPGA/CPLD core board or development board: I want to try to make something with CPLD/FPGA recently. I want to get a CPLD/FPGA core board or development board. I hope it is cheaper, preferably with blaster. I hope everyone can make the dusty bo...; longmotto Buy&Sell

The idle "four-piece set", have the contemporary young people collected them all?: On the one hand, they are "buying, buying, buying", and on the other hand, they are all idle Source: Zinc Scale There are more and more idle items in the homes of contemporary young people. The "2021 ...; 赵玉田 Robotics Development

There was an earthquake. There have been too many earthquakes in the past two days.: I felt the tremors clearly a few minutes ago. The whole bed was shaking and I almost fainted. It lasted for quite a long time. I checked the news. There was an earthquake in Taitung County, Taiwan. Th...; okhxyyo Talking

Urgent help, USB to achieve communication between PC and microcontroller: How do I design a USB communication module that can achieve two-way communication between PC and MCU? Please give me some advice and be more specific. I am a novice. Thank you....; wenkai1120 MCU

Chip Coin Points Gift Exchange (Children's Day Special): [color=#000][font=微软雅黑][size=3] Have you ever received a gift on Children's Day? Do you remember how you spent your last Children's Day? Do you still treasure your childhood toys...[/size][/font][/col...; eric_wang Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components