571SHAFREQDG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571SHAFREQDG

571SHAFREQDG: DescriptionLVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571SHAFREQDG Overview

LVDS Output Clock Oscillator, 10MHz Min, 945MHz Max, ROHS COMPLIANT PACKAGE-8

571SHAFREQDG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	145 ppm
frequency stability	20%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	945 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

DC contactless switch circuit

Step AC voltage regulator circuit

Single chip voice recording and playback integrated circuit

555 acupoint detector circuit

60w power amplifier circuit with convertible output power

Infrared sensing music socket circuit using SR5553

Look how I bombarded the forum!!: [media=swf,500,375]http://player.youku.com/player.php/sid/XNjI0MTkyMDI4/v.swf[/media]...; qinkaiabc Talking

TMS320C6678 Evaluation Module Core and Device Benchmarks: The TMS320C6678 Lite Evaluation Module (EVM) is an easy-to-use, cost-effective development tool that helps developers quickly start designing with the C6678 or C6674 or C6672 multicore DSPs. The EVM i...; 灞波儿奔 DSP and ARM Processors

Design of high performance PHS RF transceiver chip: Introduction: With the expansion of PHS protocol, PHS has continuously introduced new highlights in systems and services, such as seamless switching, card-machine separation and QBOX smart wireless se...; tmily RF/Wirelessly

Please tell me how to control the enable end of the digital tube using the ALE of the AT89S52?: [i=s] This post was last edited by Liu Wjie on 2015-3-12 23:39[/i] [i] There are 8 digital tubes, smgcs1 is the segment selection, smgcs2 is the bit selection, and smgwr is the enable end. I want to u...; 刘W杰 51mcu

Beijing Xuanji urgently recruits senior tax control software engineers with high salary: Beijing Watertek is urgently recruiting senior tax control software engineers with high salary. Responsibilities: Responsible for the technical development of tax control project system software. Requ...; 空中楼阁 Embedded System

Power consumption evaluation of GD32L233CCT6 in different power management modes: [i=s]This post was last edited by eew_La6b35 on 2022-3-17 17:27[/i]1. Power ManagementIn Chapter 3 of the GD32L23x programming manual, there is a detailed introduction to power management. The summary...; eew_La6b35 GD32 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components