571TJAFREQDG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 571TJAFREQDG

571TJAFREQDG: DescriptionCMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-8; CategoryPassive components oscillator; File Size316KB，26 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

571TJAFREQDG Overview

CMOS Output Clock Oscillator, 10MHz Min, 160MHz Max, ROHS COMPLIANT PACKAGE-8

571TJAFREQDG Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRISTATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	2.5 V
Minimum control voltage
maximum descent time	1 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	104 ppm
frequency stability	20%
linearity	10%
Manufacturer's serial number	SI571
Installation features	SURFACE MOUNT
Maximum operating frequency	160 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	1 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

R E L I M I N A R Y

A TA

H E E T

N Y

- R

A T E

C P

R O G R A M M A B L E

XO/VCXO

Features

Any-rate programmable output

frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz

C serial interface

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant

1.8, 2.5, or 3.3 V supply

Si5602

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Ordering Information:

See page 21.

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are

user-programmable to any output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz with <1 ppb resolution. The device is programmed

via an I

C serial interface. Unlike traditional XO/VCXOs where a different

crystal is required for each output frequency, the Si57x uses one fixed-

frequency crystal and a DSPLL clock synthesis IC to provide any-rate

frequency operation. This IC-based approach allows the crystal resonator to

provide exceptional frequency stability and reliability. In addition, DSPLL

clock synthesis provides superior supply noise rejection, simplifying the task

of generating low-jitter clocks in noisy environments typically found in

communication systems.

Pin Assignments:

See page 20.

(Top View)

SDA

SCL

GND

CLK–

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL Clock

Synthesis

SCL

SDA

GND

CLK–

CLK+

Si571 only

ADC

GND

Si571

Si570/Si571

Rev. 0.31 8/07

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

How to connect the components in PCB?

Fuse blown centralized monitoring circuit 2

Current relay three-level starting circuit

The principle of D/A conversion using resistors

875p computer motherboard circuit diagram_010

Computer motherboard circuit diagram 815 4_04

Semiconductor transistor: 1. The structure and type of transistorThrough the process method, two diodes are connected back to back to form a triode. According to the combination of PN junction, there are PNP type and NPN type....; rain Analog electronics

China Iron and Steel Association refutes "China threat theory": The endless stream of "China Threat Theory" has a new version. Christmas, Secretary General of the World Steel Association, warned Western steel companies: "Be careful of the upcoming large steel mill...; whsdsg Talking

New hot spot in automobiles: In-depth analysis of T-BOX system solutions: [i=s]This post was last edited by qwqwqw2088 on 2020-2-17 11:13[/i]The Telematics Control Unit ( TCU or T-BOX ) is an embedded vehicle system that can be used in the fields of wireless tracking and co...; qwqwqw2088 Analogue and Mixed Signal

What is the difference between LWPOLYLINE and POLYLINE in dxf file: What is the difference between LWPOLYLINE and POLYLINE in dxf files? In addition, does the POLYLINE part only have line segments connected by VERTEX?...; dandantcb Embedded System

What are the differences between 4G and 5G networks?: 1. Frame structure comparisonWhat 4G and 5G have in commonThe frame and subframe lengths are both 10ms and 1ms. Minimum scheduling unit resource: RB　　 Differences between 4G and 5G 1); Subcarrier widt...; 成都亿佰特 RF/Wirelessly

Debugging of nRF24L01 and LANUCHPAD: :) These days I made a small board by myself, which includes the interface of nRF24L01. After 3 days of debugging, I found that the status of sending data returned 0x2e, indicating successful sending;...; cableyang Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components