550NG019M440DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550NG019M440DG

550NG019M440DG: DescriptionLVDS Output Clock Oscillator, 19.44MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size231KB，14 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550NG019M440DG Overview

LVDS Output Clock Oscillator, 19.44MHz Nom, ROHS COMPLIANT PACKAGE-6

550NG019M440DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	COMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TRAY
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	375 ppm
frequency stability	20%
JESD-609 code	e4
linearity	10%
Manufacturer's serial number	SI550
Installation features	SURFACE MOUNT
Nominal operating frequency	19.44 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

EVISION

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(VCXO)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 to 945 MHz

and selected frequencies to

1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 8.

Applications

SONET/SDH

xDSL

10 GbE LAN/WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 7.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXOs, where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC-based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory-configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating the long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.6 6/07

Si550

Recommended Resources

Power supply circuit diagram of single wire electronic switch

Thyristor controlled AC stabilized power supply circuit 2

A new type of dimming SM9043 integrated circuit

Single-phase series motor speed control circuit using triac

Shortwave tuner circuit with frontal band range of 5.8 to 10.5MHz

Stable square wave m---angular wave oscillator

11 Zodiac Signs You Shouldn't Blame for Your Mistakes: From Ingrid Zhang's blog Some people blame their troubles on their birth charts, but in fact, our birth charts are not guilty. The birth chart is like a seed given to you by God, and how it grows depe...; shuangshumei Talking

[Award Ceremony] Xilinx Industrial and Medical Quiz Winners Announced: Thank you for your active participation in this event. According to your answers, the following 10 netizens were selected to receive USB heating coasters. [font=楷体,楷体_GB2312][size=5][color=black][b]So...; EEWORLD社区 FPGA/CPLD

How to make a negative power supply for MAX660?: I found the circuit from the datasheet, but the output is 0V. I don't know why. Is it necessary to connect a crystal oscillator? When I soldered the PCB board, pins 7 and 6 were not connected....; 20103242 Power technology

Power Supply for Operational Amplifiers: Is the power supply of the operational amplifier within a certain range, such as 5-15V?...; lsspb Analog electronics

Great opportunity!! Recommended to join Huawei: Xi'an Huawei Research Institute has started a new round of recruitment. Major: Computer, Communication, Electronics, Physics and other engineering majors (this time the major requirements are not very...; mcuer Embedded System

Big Watermelon FPGA video audio + NIOS2 development kit, data sharing: [align=center][b]Big Watermelon[/b][b]FPGA[/b][b]Video Audio[/b][b]+NIOS2[/b][b] Development Kit Released[/b][/align][align=left][font=Times New Roman]In 2013[/font], 20nm[/font]FPGA[/font] has been p...; 王WJR FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components