EEWORLDEEWORLDEEWORLD

Part Number

Search

550NJ025M576DGR

Description
LVDS Output Clock Oscillator, 25.576MHz Nom, ROHS COMPLIANT PACKAGE-6
CategoryPassive components    oscillator   
File Size231KB,14 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550NJ025M576DGR Overview

LVDS Output Clock Oscillator, 25.576MHz Nom, ROHS COMPLIANT PACKAGE-6

550NJ025M576DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresCOMPLEMENTARY OUTPUT; TRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate130 ppm
frequency stability20%
JESD-609 codee4
linearity10%
Manufacturer's serial numberSI550
Installation featuresSURFACE MOUNT
Nominal operating frequency25.576 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
R
EVISION
D
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(VCXO)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 8.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 7.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.6 6/07
Copyright © 2007 by Silicon Laboratories
Si550
Does M64 have dual serial ports?
From EEWORLD cooperation group: arm linux fpga embedded 0 (49900581) Group owner: wangkj...
舍我其谁 MCU
Understand the important role and characteristics of inductors
[i=s]This post was last edited by CokezzZ on 2021-8-16 17:38[/i]Inductor is commonly known as inductance, which is essentially a coil. There are hollow coils and solid coils. Solid coils have cores ma...
可乐zzZ Energy Infrastructure?
The boards I played with over the years
I was sorting out the boxes and saw the board I played with last year. I won’t introduce it here, as those who have played with it know it all. This is just a partial list....
suoma Talking
Pad size and shape
RT, in the pad size and shape options, there is a top layer-middle layer-bottom layer setting. What does this setting mean? There is also this setting in the via. Is it used for drawing multi-layer bo...
顺手牵→猪 PCB Design
Help: Adjustable transformer power supply
Hello, seniors. I want to make an adjustable voltage transformer from the USB port of a laptop, but I don't know how to start. Could you give me some help? ? ? It would be greatly appreciated. Email: ...
wwwocean Power technology
2410 Discussion on the scheme of controlling 18 relays
Someone recommended a solution to me: 3 pcs 74HC595 + 3 pcs ULN2803. I want to ask if this solution is feasible? In addition, does 2410 control 74HC595 via SPI interface?...
hsfnwpu Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1071  1916  1508  2840  2088  22  39  31  58  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号