530RB194M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530RB194M000DG

530RB194M000DG: DescriptionLVPECL Output Clock Oscillator, 194MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB194M000DG Overview

LVPECL Output Clock Oscillator, 194MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB194M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	194 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Programmable frequency divider (division counter) circuit (n=114616)

Simplified circuit for bass attenuation

One point temperature correction circuit diagram

Application circuit of Shuanghua ZNB-S distribution current transformer

Switching regulated power supply composed of μA741

Computer motherboard circuit diagram 820 1_58

LM3S811DDLLXXRR Notes 4: AD Conversion: In order to process analog signals using digital systems (such as MCU), the analog signals must be converted into corresponding digital signals. The circuit that can achieve this conversion is called ...; ddllxxrr Microcontroller MCU

How do you adjust yourself when facing pressure?: [[i] This post was last edited by Zhirui on 2011-6-3 10:53[/i]]...; 芝锐 Integrated technical exchanges

DS1990R Datasheet: :loveliness: The DS1990R Serial Number iButton is a rugged, highly reliable data carrier used to provide electronic registration numbers for automatic identification systems. Data is transmitted seria...; jameswangsynnex Industrial Control Electronics

What happens if there is an internal conflict in FPGA/CPLD? Will it burn the chip?: [b]Program:[/b] [color=#008000]module DukeTir(enable0,enable1,out_all); input enable0,enable1; output out_all; assign out_all=(enable0)?(1'b0):(1'bz); assign out_all=(enable1)?(1'b1):(1'bz); endmodule...; dukedz FPGA/CPLD

How to automatically hide the numeric keypad or input panel in an application: For example, T, EVC, and VS2005 are all OK. The input panel should be a menu, and the pop-up small keyboard does not seem to be hidden, because I tried to hide it, and it disappeared, but when I click...; wangshi Embedded System

Regarding the 3SC2440 core board problem.: The core board of S3C2440 is a 6-layer board. How are the power, ground, and signals distributed in these 6 layers? What are the requirements for routing when drawing the board?How to set fan-out usin...; tangmb123 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components