EEWORLDEEWORLDEEWORLD

Part Number

Search

74AHC273D-Q100

Description
D Flip-Flop, AHC/VHC/H/U/V Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
Categorylogic    logic   
File Size221KB,19 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74AHC273D-Q100 Overview

D Flip-Flop, AHC/VHC/H/U/V Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20

74AHC273D-Q100 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNexperia
package instructionSOP-20
Reach Compliance Codecompliant
seriesAHC/VHC/H/U/V
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length12.8 mm
Logic integrated circuit typeD FLIP-FLOP
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)21.5 ns
Filter levelAEC-Q100
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Trigger typePOSITIVE EDGE
width7.5 mm
minfmax100 MHz
74AHC273-Q100;
74AHCT273-Q100
Octal D-type flip-flop with reset; positive-edge trigger
Rev. 1 — 27 March 2013
Product data sheet
1. General description
The 74AHC273-Q100; 74AHCT273-Q100 is a high-speed Si-gate CMOS device and is
pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with
JEDEC standard No. 7-A.
The 74AHC273-Q100; 74AHCT273-Q100 has eight edge-triggered, D-type flip-flops with
individual D inputs and Q outputs.
The common clock (CP) and master reset (MR) inputs, load and reset (clear) all flip-flops
simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock
transition, is transferred to the corresponding output (Qn) of the flip-flop.
All outputs are forced LOW, independent of clock or data inputs, by a LOW on the MR
input.
The device is useful for applications where only the true output is required and the clock
and master reset are common to all storage elements.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Balanced propagation delays
All inputs have Schmitt-trigger actions
Inputs accept voltages higher than V
CC
Ideal buffer for MOS microcontroller or memory
Common clock and master reset
Input levels:
For 74AHC273-Q100: CMOS level
For 74AHCT273-Q100: TTL level
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options

74AHC273D-Q100 Related Products

74AHC273D-Q100 74AHCT273BQ-Q100 74AHCT273D-Q100 74AHCT273PW-Q100 74AHC273PW-Q100 74AHC273BQ-Q100
Description D Flip-Flop, AHC/VHC/H/U/V Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20 D Flip-Flop, AHCT/VHCT/VT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PQCC20 D Flip-Flop, AHCT/VHCT/VT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20 D Flip-Flop, AHCT/VHCT/VT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20 D Flip-Flop, AHC/VHC/H/U/V Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20 D Flip-Flop, AHC/VHC/H/U/V Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PQCC20
Is it Rohs certified? conform to conform to conform to conform to conform to conform to
Maker Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia
package instruction SOP-20 HVQCCN, SOP-20 TSSOP-20 TSSOP-20 DHVQFN-20
Reach Compliance Code compliant compliant compliant compliant compliant compliant
series AHC/VHC/H/U/V AHCT/VHCT/VT AHCT/VHCT/VT AHCT/VHCT/VT AHC/VHC/H/U/V AHC/VHC/H/U/V
JESD-30 code R-PDSO-G20 R-PQCC-N20 R-PDSO-G20 R-PDSO-G20 R-PDSO-G20 R-PQCC-N20
JESD-609 code e4 e4 e4 e4 e4 e4
length 12.8 mm 4.5 mm 12.8 mm 6.5 mm 6.5 mm 4.5 mm
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Humidity sensitivity level 1 1 1 1 1 1
Number of digits 8 8 8 8 8 8
Number of functions 1 1 1 1 1 1
Number of terminals 20 20 20 20 20 20
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP HVQCCN SOP TSSOP TSSOP HVQCCN
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260
propagation delay (tpd) 21.5 ns 11.5 ns 11.5 ns 11.5 ns 21.5 ns 21.5 ns
Filter level AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100
Maximum seat height 2.65 mm 1 mm 2.65 mm 1.1 mm 1.1 mm 1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2 V 4.5 V 4.5 V 4.5 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag) Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag) Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING NO LEAD GULL WING GULL WING GULL WING NO LEAD
Terminal pitch 1.27 mm 0.5 mm 1.27 mm 0.65 mm 0.65 mm 0.5 mm
Terminal location DUAL QUAD DUAL DUAL DUAL QUAD
Maximum time at peak reflow temperature 30 30 30 30 30 30
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 7.5 mm 2.5 mm 7.5 mm 4.4 mm 4.4 mm 2.5 mm
minfmax 100 MHz 65 MHz 65 MHz 65 MHz 100 MHz 100 MHz
[Generous prizes, come and participate!!!] 2014 Engineer Habits Survey with Prizes!
[align=left][color=#000][b]What are you waiting for? Come and join us! We look forward to your reply! We will understand you better and provide you with better services! [/b][/color][/align] [align=le...
EEWORLD社区 TI Technology Forum
The second phase (9.8~9.14) of the "Corelinks" free development board event and the results of the first phase of the prize announcement!!
[i=s]This post was last edited by Corethink on 2014-9-9 13:27[/i] [align=left] Corethink and EEWorld have launched a free development board giveaway event, which will start on September 1, 2014. The e...
芯灵思 Embedded System
After a window pops up on the main interface, the toolbar of the interface is always hidden. Is there any way to display it? Can anyone give me some advice?
As the title says: In evc, after a window pops up on the main interface, the toolbar of the interface is always hidden. Is there any way to display it? Can anyone give me some advice?...
jameguom Embedded System
How to make the PCB package of silicone key and how to set up the network
Dear experts, how to encapsulate the contacts of the silicone keyboard? As shown in the attachment, after the encapsulation is imported, some line segments or arcs have no network, as shown in the att...
sxm PCB Design
When debugging STM8 under STVD, ST-link keeps flashing
When debugging STM8 under STVD, ST-link keeps flashing, why is this? Thanks for your advice!The demo board I made before was not powered, and error [30006] chip is not answer appeared. After powering ...
wyzl2000 stm32/stm8
Questions about DSP power-on boot
I recently read two TI documents.DSP281x_HeaderFiles_QuickStart_Readmeandspru095a_TMS320F28x Boot ROM Reference Guide (Rev. A)These two documents.I understand that after the DSP has a reset signal, it...
xkdwangcs Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 980  635  1596  2282  859  20  13  33  46  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号