530EB168M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530EB168M000DGR

530EB168M000DGR: DescriptionLVPECL Output Clock Oscillator, 168MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB168M000DGR Overview

LVPECL Output Clock Oscillator, 168MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB168M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	168 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Liquid level automatic control circuit using power switch integrated circuit 2

Full duplex telephone system circuit diagram

The most practical basic diagram circuit 51 - small power DC speed regulating circuit

A safe and reliable IC card reader/writer system circuit

OR circuit composed of diodes and resistors C=A+B

nRF2401 wireless module full set of information based on AT89S52 microcontroller: I just arrived and I'm sending you some information. If you find it useful, you can download it and take a look. Please take care of me in the future! :)...; huochaobin RF/Wirelessly

Just received a call from beautiful Su Shasha~~: The sound is very nice~~~:victory::victory:...; exiao Talking

Please help me analyze the problem. I am helpless (52 single chip microcomputer): The following is the program I wrote to read data from AD and then display it on the digital tube of port P0. However, it has not been compiled and I really can't find out where it is wrong. I hope yo...; cyanlin2010 Embedded System

Request the MSP-EXP430FR5739 Experimenter Kit: I want to use the MSP-EXP430FR5739 experimental board kit to make a smart car for learning....; fanhuamin Microcontroller MCU

USB to serial port driver problem under Win7 (solved): I just bought a GT2440 development board. When I connected the USB to serial port to my laptop, I couldn't find the driver installation program. I don't know how to solve it. And the same thing happen...; fengkb ARM Technology

How does EVC read the data of the Image field in the SQLCE database and draw graphics on the control through a series of processing.: I have downloaded a table data from SQL Server 2000 to SQLCE through RDA. Now I need to read the Image field in the table in the application, convert it into an image, and display it. This seems to be...; yly1985 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components