530NB214M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530NB214M000DGR

530NB214M000DGR: DescriptionLVDS Output Clock Oscillator, 214MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB214M000DGR Overview

LVDS Output Clock Oscillator, 214MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB214M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	214 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TDA1514A appearance and internal circuit

Safety bedside light switch

Parallel type-18V, 2A regulated power supply circuit

Convert an idle VCD machine microphone preamplifier into a headphone amplifier

Corridor lighting switch circuit

5V regulated power supply with expanded current overvoltage protection

[TI's First Low Power Design Competition] Micro LCR Tester - Hardware Part 4: This article will introduce the power supply part of LCRThe figure above is the principle block diagram of the power supply part. The right side is a typical single-button switch circuit. The switch i...; snoweaglemcu Microcontroller MCU

In 44B0, after an interrupt comes, I_ISPR in HandlerIRQ is 0. What should I do?: The host computer uses 44B0, and communicates with the lower computer through UART1 (RS485, baud rate 4800). The lower computer sends 32 bytes every 400 milliseconds, and the host computer responds wi...; chennan Embedded System

Microcontroller music playing program: /************************************************************************ *****music.c *****created by zhangyongchang *****date 2006 4.5 /**************************************************************...; tonytong MCU

I want to make a combination lock, the password is different each time, determined by an algorithm, can any expert give me some advice.: I want to use a single chip microcomputer to make a password lock. The password is different every time (to prevent others from seeing it:loveliness:), and it is determined by an algorithm (it can be ...; discovery111 MCU

Several Experiences in DSP Development: 1. Have you used longword arithmetic instructions? DST, DLD, DSUB have even and odd addresses. 2. Have you used FRCT? Don't forget that it will shift your product left by one position. 3. It is best n...; feifei DSP and ARM Processors

Toshiba Photo Relay TLP3547 Review - Comparison with Mechanical Relays: [align=left][font=宋体]This review was completed before the National Day. After the National Day, I was too busy to post it a few days later. Awkward[/font]:loveliness:[font=宋体]. [/font][/align][align=l...; lehuijie Toshiba Photorelays TLP3547 Review

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components