EEWORLDEEWORLDEEWORLD

Part Number

Search

LS2-120-02-H-D

Description
Board Connector, 40 Contact(s), 2 Row(s), Hermaphroditic, Straight, Surface Mount Terminal, Socket,
CategoryThe connector    The connector   
File Size687KB,4 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance  
Download Datasheet Parametric View All

LS2-120-02-H-D Overview

Board Connector, 40 Contact(s), 2 Row(s), Hermaphroditic, Straight, Surface Mount Terminal, Socket,

LS2-120-02-H-D Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
Reach Compliance Codecompliant
Other featuresSHROUDED
Body/casing typeSOCKET
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGOLD
Contact point genderHERMAPHRODITIC
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial numberLS2
Plug informationNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typeSURFACE MOUNT
Total number of contacts40
STYLE
-01
-02
OPTION
---
-RA1
-RA2
---
TABLE 2
TERMINAL
T-1S13-20-XXX-2
T-1S13-03-XXX-2
T-1S13-10-XXX-2
T-1S13-13-XXX-2
CONTACT
C-79-01-XXX
C-79-12-XXX
C-79-12-XXX
C-79-12-XXX
S A M TE C
*
5 2 0 P A R K E A S T B L V D , N E W A L B A N Y , IN 4 7 1 5 0
P H O N E : 8 1 2 .9 4 4 .6 7 3 3
F A X : 8 1 2 .9 4 8 .5 0 4 7
e -M ail:
IN F O @ S A M T E C .C O M
C O D E: 55322
Verilog simulation is different from the book
[code] module shunxu(q0,q1,q2,clk,clr); output q0,q1,q2; input clk,clr; reg q0,q1,q2; reg[2:0] x,y; always @(posedge clk) begin if(clr) begin y='b000;x='b001;end else begin y=x; x={x[1:0],x[2]}; end q...
常见泽1 FPGA/CPLD
Questions about using Verilog HDL language programming in IspLever Classic
The problem is this: I want to use Verilog HDL language in IspLever Classic to program the GAL16V8D chip, but the following error appears when creating the file: Schematic/Verilog HDL design entry is ...
eeleader-mcu FPGA/CPLD
stm32F107 +83848 100M can receive data but cannot send data
107+83848 can send and receive in forced 10M mode, can receive data but cannot send data in forced 100M mode, and is the same in adaptive mode as in 100M mode. How to solve this problem?...
L_686 stm32/stm8
Network administrator's way out
I graduated from a junior college in law in 2004, and it was not easy to find a job. I was out there for a year, and then I trained as a network engineer in a training institution for a year. During t...
eeleader Talking about work
How to choose the power filter capacitor for Ku band
How to choose the power filter capacitor for Ku band It is a frequency doubling, with five different frequencies....
gongjl PCB Design
PLC control system design considerations
1. Model selection1. System scale First, determine whether to use a single PLC or a PLC network, and then calculate the number of PLC input and output points, and leave a certain margin ( 10% ).2. Det...
eeleader Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2355  1155  193  774  753  48  24  4  16  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号