530EA95M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530EA95M0000DGR

530EA95M0000DGR: DescriptionLVPECL Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA95M0000DGR Overview

LVPECL Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA95M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	95 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Bathroom wet hand drying remote control circuit

Sensor equivalent circuit diagram

Pulsating constant current charging circuit diagram

5V, 50MA power supply circuit diagram using full-wave rectifier MAX610

Double T-type frequency selective oscillator

Computer motherboard circuit diagram 815 2_07

Python Steering Committee members share joy of 30th anniversary: Reprinted from: https://www.cnbeta.com/articles/tech/1093203.htmAlthough the controversy about "xxx is the best programming language" continues, thanks to the rise of data science and artificial intel...; dcexpert MicroPython Open Source section

I accidentally broke the multimeter. Please give me the location of the knob contact.: The multimeter model is Baogong MT-1232 and the internal circuit board is the same as Shengli VC81D VC81C. Now the contact piece makes me mess up and I don’t know how to put it back to its original po...; littleshrimp Integrated technical exchanges

Let's take a look at the principle of this automatic power-on line.: This is a product from Taobao. Here is a description of how to use it: unplug the original computer startup switch line from the motherboard, and plug this product in. It will not affect the use of th...; 白丁 Power technology

Solve a circuit schematic.: Explain the working principle and what is the final output signal?...; circle_11 Analog electronics

Let's move on to the next article ------ Is the FPGA's JTAG port vulnerable? (Recommended power-on and power-off sequence for the emulator and target board): The following is the text:According to the strong advice of ALTERA's official FAE (field application engineer), please be careful not to plug and unplug the JTAG download interface at will, otherwise ...; tt383 FPGA/CPLD

In the hardware design section, are there more people making boards or more people making films?: RT, why are there so few ASIC designers here?...; 408838556 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components