ASF1-FREQ-D-H-T datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> ASF1-FREQ-D-H-T

ASF1-FREQ-D-H-T: DescriptionCMOS/TTL Output Clock Oscillator, 0.312MHz Min, 125MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN; CategoryPassive components oscillator; File Size264KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASF1-FREQ-D-H-T Overview

CMOS/TTL Output Clock Oscillator, 0.312MHz Min, 125MHz Max, ROHS COMPLIANT, CERAMIC, SMD, 4 PIN

ASF1-FREQ-D-H-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TRISTATE FUNCTION; TAPE AND REEL
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	35%
Manufacturer's serial number	ASF1
Installation features	SURFACE MOUNT
Maximum operating frequency	125 MHz
Minimum operating frequency	0.312 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
Oscillator type	CMOS/TTL
Output load	5 TTL, 50 pF
physical size	5.0mm x 3.2mm x 1.1mm
longest rise time	10 ns
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

5.0V CERAMIC SMD LOW PROFILE

CRYSTAL CLOCK OSCILLATOR

ASF1

FEATURES:

• Compact and low in height

• Low current consumption

• Tri state function

• Suitable for high density SMT

• Tight stability option

• Seam sealed package

• Reflow capable

RoHS

Compliant

APPLICATIONS:

• CCD clock for VTR camera

• Equipment connected to PC or PC cards

• Thin equipment

• Wireless communication

5.0 x 3.2 x 1.1 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N:

Frequency:

Operating temperature:

Storage temperature:

Overall Frequency Stability:

Supply voltage (Vdd):

Current Consumption:

(Full Load)

Symmetry at 1/2 Vdd:

Rise and Fall Times(Tr/Tf):

Output load:

Output Voltage:

Tri State:

Start-up-time:

Aging per year:

Phase Jitter RSM:

ASF1

321 kHz to 125 MHz

-10°C to +70°C (see option)

- 55°C to + 125°C

±100 ppm max. (see option)

5.0 Vdc ± 10%

15 mA max for 321kHz ~ 30MHz

45 mA max for 30MHz ~ 80MHz

85 mA max for 80MHz ~ 125MHz

40/60% max. (see option)

10 ns max.

5TTL max., 50pF max

VOH = 0.9*Vdd min.

VOL = 0.1*Vdd max.

"1" or open: Oscillation; VIH

≥

0.7*Vdd

"0": Output disabled (HI-Z); VIL < 0.3*Vdd

10 mS max.

±5 ppm @25°C

1pS max. (12k ~ 20MHz)

OPTIONS AND PART IDENTIFICATION:

(Left blank if standard)

ASF1 - Frequency -

Operating Temp. Range

Overall Frequency Stability

Packaging

Tape and Reel

1,000pcs

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

J(*)

±20ppm

±25ppm

±30ppm

±35ppm

±40ppm

±50ppm

Symmetry

45/55% @ 1/2Vdd

* Temp option D and E and standard temp. only

Please contact ABRACON if parts are intended for life dependent applications.

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised: 1.4.08

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

High frequency equivalent circuit diagram of resistor

Simple magnetizer circuit one b

Universal battery charger circuit (2)

RTD isolated 4 to 20m conversion circuit

Multiplier circuit composed of multi-function converter 4302

Digital/LCD bar graph dual display digital multimeter circuit composed of T5C818

What is the difference between Solder Mask and Paste Mask?: In PCB design, you need to draw pad files. For the two layers of Solder Mask Layers and Paste Mask layers, Many people don't quite understand this, so let me explain it briefly below.Solder mask: Sold...; szjlczhang PCB Design

Serial port sending and receiving indicator light circuit: I don't know why this circuit is so complicated. Please help me! 1. Why don't you use one diode each? Why use two? Isn't it a waste? 2. What is the capacitor in the middle for? 3. Can't I just connect...; yangxf1217 PCB Design

【New Year, New Plan】+Looking Forward to 2018: I hope to keep busy and go back to my hometown once a month......; PowerAnts Talking

EEWORLD Download Center's most popular resource rankings: [i=s]This post was last edited by tiankai001 on 2014-6-15 09:46[/i] [size=5] EEWORLD Download Center has been online for one and a half years. During this period, which resources are the most popular?...; tiankai001 Download Centre

ALLEGRO PCB Constraint Rules Issues: Q: I now have 3 groups of nets, a1/a2/a3, b1/b2/b3, c1/c2/c3. Now I need to use the default for various spacings between the same group. However, the various spacings between different groups require ...; inoint98 PCB Design

[Resistance Problem] TI experts released a solution to the resistance value in three-dimensional space? Check it out: [b]Problem: From A to B = 1[/b][size=4]Ω[/size][b],, red[color=red]R[/color]=? [/b] Author: TI expert Bruce Trump Translation: TI signal chain engineer Michael Huang (Huang Xiang) Have you seen the la...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components