EEWORLDEEWORLDEEWORLD

Part Number

Search

65806-043

Description
Board Connector, 1 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size425KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

65806-043 Overview

Board Connector, 1 Row(s), Male, Right Angle, Solder Terminal

65806-043 Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number65806
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
UL Flammability Code94V-1
PDM: Rev:AH
STATUS:
Released
Printed: Nov 06, 2006
.
Relay interference problem
I am so distressed, please help me, woooo! I recently developed a product that uses relays as on/off devices, but I don't know how to deal with the spark interference caused by turning on the relay! I...
xiaoya Integrated technical exchanges
How is the storage period of components calculated?
Let's first use the following figure to understand the classification of components :Definition of storage period of components: Storage period ts : The time components are stored under certain enviro...
火辣西米秀 Analogue and Mixed Signal
Mifare card reader development experience
It seems that more and more people in the forum are interested in this. My first card reader was developed using CM200. There is nothing special about the hardware development. CM200 has an internal a...
tmily RF/Wirelessly
Two small questions, scattered ~
1. Use the hardware timer to write a program, set the hour, minute and second timers, the corresponding addresses are: 4000H, 4002H, 4004H, the crystal frequency is 12MHZ (written with 8096) 2.C08__2 ...
zhanqianwen Embedded System
[FPGA entry to actual combat] Xilinx ise development tool generates FIFO ip simulation and timing explanation source code & Q&A
[FPGA entry to actual combat] Xilinx ise development tool generates FIFO ip simulation and timing explanation; Students who do not understand the knowledge points in the video can ask questions in the...
尤老师 FPGA/CPLD
Implementation of Satellite Communication in Windows CE System.pdf
Implementation of Satellite Communication in Windows CE System.pdf...
yuandayuan6999 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2007  582  639  1300  2344  41  12  13  27  48 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号