EEWORLDEEWORLDEEWORLD

Part Number

Search

S-81350HG-KD-T2

Description
5V FIXED POSITIVE REGULATOR, PSSO3, PLASTIC, SOT-89, 3 PIN
CategoryPower/power management    The power supply circuit   
File Size486KB,31 Pages
ManufacturerSeiko Epson Corporation
Download Datasheet Parametric View All

S-81350HG-KD-T2 Overview

5V FIXED POSITIVE REGULATOR, PSSO3, PLASTIC, SOT-89, 3 PIN

S-81350HG-KD-T2 Parametric

Parameter NameAttribute value
MakerSeiko Epson Corporation
Parts packaging codeSOT-89
package instruction,
Contacts3
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum input voltage15 V
Minimum input voltage6 V
JESD-30 codeR-PSSO-F3
length4.5 mm
Number of functions1
Number of terminals3
Maximum output current 10.1 A
Maximum output voltage 15.12 V
Minimum output voltage 14.88 V
Nominal output voltage 15 V
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR
Maximum seat height1.7 mm
surface mountYES
technologyCMOS
Terminal formFLAT
Terminal pitch1.5 mm
Terminal locationSINGLE
width2.5 mm
How do you know what power dissipation you need to choose for a diode in a circuit?
There is no specific circuit mentioned, but I just studied the parameters of the diode and found that the power dissipation parameter seems to be around 1W. Assuming a reverse connection protection ci...
sky999 PCB Design
100 classic questions and answers for Siemens S7-300 PLC from entry to mastery
1: How can you avoid "communication failure" messages when using CPU 315F and ET 200S? With CPU S7 315F, ET 200S and fail-safe DI/DO modules, you call the fail-safe program of OB35. In addition, you h...
eeleader Industrial Control Electronics
Intel FPGA 2019 Engineer Application Video
2019 Intel FPGA Engineer Application Video! The content mainly focuses on the troubles of FPGA engineers, and teaches everyone how to solve some common problems and imparts tips.Let’s take a look at w...
EE大学堂 Training Edition
Urgent! The FPGA's JTAG port is not functioning properly!
I made a new board, using alterad cyclone iii. As soon as the chip was soldered in, the TCK of the JTAG port was shorted to GND, and the program could not be downloaded. It is said on the Internet tha...
lijinhua1990 FPGA/CPLD
How to design a high frequency low pass filter
I want to make a signal source using DDS, but I encountered some problems when outputting the filter. Due to limited experimental conditions, I cannot simulate the real object, so I can only simulate ...
linda_xia Analog electronics
Frequency measurement
If there is an 80M sine wave, how can we measure the frequency when the frequency is unknown?...
20151997 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 626  1374  1129  2091  2850  13  28  23  43  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号