BU-65179F3-202W datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65179F3-202W

BU-65179F3-202W: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, LOW PROFILE, CERAMIC, QFP-72; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，15 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65179F3-202W Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, CQFP72, 1 X 1 INCH, LOW PROFILE, CERAMIC, QFP-72

BU-65179F3-202W Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Data Device Corporation
Parts packaging code	QFP
package instruction	QFF,
Contacts	72
Reach Compliance Code	compliant
Address bus width	16
boundary scan	NO
maximum clock frequency	20 MHz
letter of agreement	MIL-STD-1553A; MIL-STD-1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-F72
JESD-609 code	e0
length	25.4 mm
low power mode	NO
Number of serial I/Os	2
Number of terminals	72
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	3.94 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	25.4 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

BU-65178/65179*/61588/61688*/61689*

MINIATURE ADVANCED

COMMUNICATION ENGINE

(MINI-ACE®) AND MINI-ACE PLUS*

Make sure the next

Card you purchase

has...

FEATURES

•

5 Volt Only

•

Fully Integrated MIL-STD-1553 A/B

STANAG 3838 Compliant Terminals

•

One-Square-Inch Package

•

Smallest BC/RT/MT In The Industry

•

Hardware and Software Compatible

with BU-61580 ACE Series

•

Flexible Processor/Memory Interface

•

Bootable RT* Option

•

4K x 16 or 64K x 16* Shared RAM

•

Automatic BC Retries

•

Programmable BC Gap Times

DESCRIPTION

The BU-61588 Mini-ACE and BU-61688 Mini-ACE Plus* integrates two

5-volt-only transceivers, protocol, memory management, processor interface

logic, and 4K x 16, or 64K x 16* words of RAM in a choice of pin grid array

(PGA), quad flat pack or gull lead packages. The Mini-ACE is packaged in a

1.0 square inch, low profile, cofired ceramic multi-chip-module (MCM) pack-

age making it the smallest integrated MIL-STD-1553 BC/RT/MT in the indus-

try.

The Mini-ACE provides full compatibility to DDC’s BU-61580 and BU-65170

Advanced Communication Engine (ACE). As such, the Mini-ACE includes all

the hardware and software architectural features of the ACE.

The Mini-ACE contains internal address latches and bidirectional data buffers

to provide a direct interface to a host processor bus. The memory manage-

ment scheme for RT mode provides three data structures for buffering data.

These structures, combined with the Mini-ACE’s extensive interrupt capabil-

ity, serve to ensure data consistency while off-loading the host processor.

The Mini-ACE Plus* can optionally boot-up as a RT with the Busy bit set for

1760 applications. The Mini-ACE BC mode implements several features

aimed at providing an efficient real-time software interface to the host proces-

sor including automatic retries, programmable intermessage gap times, auto-

matic frame repetition, and flexible interrupt generation.

The advanced architectural features of the Mini-ACE, combined with its small

size and high reliability, make it an ideal choice for demanding military and indus-

trial processor-to-1553 applications.

•

Programmable Illegalization

•

Simultaneous RT/Monitor Mode

•

Operates From 10*/12 /16 / 20* MHz

Clock

FOR MORE INFORMATION CONTACT:

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

Technical Support:

1-800-DDC-5757 ext. 7677 or 7381

7771

All trademarks are the property of their respective owners.

1998, 1999 Data Device Corporation

Recommended Resources

Telephone number sending circuit diagram

μPC1230H2 power amplifier circuit diagram

Zener diode overvoltage protection circuit 02

Battery Charger Voltage Detection Relay Circuit

The most practical basic diagram circuit 63 - AC welding machine no-load automatic stop circuit

A high-efficiency Class G amplifier

Share the WEBENCH design process + quickly design an efficient MCU/FPGA power supply using TMS320F2812PGFS as an example: In the modern era of rapid development of semiconductor technology, new CPUs (MCU/FPGA, etc.) emerge in an endless stream. At the same time, the power supply of CPUs has gradually become more complica...; ltbytyn Analogue and Mixed Signal

Unable to download: When I use JTAG to download 149, a message appears:FATAL ERRORSecurity fuse ××ownSession aborted. I cannot download the program.According to the message, the security fuse is broken. But my 149 is new...; baiyun555 Microcontroller MCU

Design of USB virtual serial port in embedded system: In modern embedded systems, asynchronous serial communication interfaces often appear as standard peripherals in single-chip microcomputers and embedded systems. However, as personal computer general ...; huhgu Embedded System

Help: AGC automatic gain control (please help check if this circuit diagram is correct): Implementation: Is this diagram of AGC automatic gain control correct? How can I modify it? Please help~~...; 绿茶 Analog electronics

[Reprint] Processing of inout signals in Verilog: Original address: Processing of inout signals in Verilog Author: bbccy1. The inout port cannot be assigned a value of reg type and therefore cannot be used in the always statement. 2. Conditional stat...; ming1005 FPGA/CPLD

Does the MAX V series CPLD support PLL?: Does the MAX V series CPLD support PLL? What should I do if it does not support it? I need help from an expert. I am currently using QuartusII 11.0, and it does not show that my 5M80ZE64C5N can use PL...; kimi170 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components