EEWORLDEEWORLDEEWORLD

Part Number

Search

HX6256KBFT

Description
Standard SRAM, 32KX8, 25ns, CMOS, DIE
Categorystorage    storage   
File Size176KB,12 Pages
ManufacturerHoneywell
Websitehttp://www.ssec.honeywell.com/
Download Datasheet Parametric View All

HX6256KBFT Overview

Standard SRAM, 32KX8, 25ns, CMOS, DIE

HX6256KBFT Parametric

Parameter NameAttribute value
MakerHoneywell
Parts packaging codeDIE
package instructionDIE,
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Maximum access time25 ns
JESD-30 codeX-XUUC-N
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize32KX8
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeUNSPECIFIED
Package formUNCASED CHIP
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formNO LEAD
Terminal locationUPPER
total dose300k Rad(Si) V
Military & Space Products
32K x 8 STATIC RAM—SOI
FEATURES
RADIATION
• Fabricated with RICMOS
IV Silicon on Insulator
(SOI) 0.75
µm
Process (L
eff
= 0.6
µm)
• Total Dose Hardness through 1x10
6
rad(SiO
2
)
• Neutron Hardness through 1x10
14
cm
-2
• Dynamic and Static Transient Upset Hardness
through 1x10
9
rad(Si)/s
• Dose Rate Survivability through 1x10
11
rad(Si)/s
• Soft Error Rate of <1x10
-10
upsets/bit-day
in Geosynchronous Orbit
• No Latchup
OTHER
• Listed On SMD#5962–95845
HX6256
• Fast Cycle Times
17 ns (Typical)
25 ns (-55 to 125°C) Read Write Cycle
• Asynchronous Operation
• CMOS or TTL Compatible I/O
• Single 5 V
±
10% Power Supply
• Packaging Options
– 28-Lead CFP (0.500 in. x 0.720 in.)
– 28-Lead DIP, MIL-STD-1835, CDIP2-T28
– 36-Lead CFP—Bottom Braze (0.630 in. x 0.650 in.)
– 36-Lead CFP—Top Braze (0.630 in. x 0.650 ins.)
– Multi-Chip Module (MCM)
GENERAL DESCRIPTION
The 32K x 8 Radiation Hardened Static RAM is a high
performance 32,768 word x 8-bit static random access
memory with industry-standard functionality. It is fabricated
with Honeywell’s radiation hardened technology, and is
designed for use in systems operating in radiation environ-
ments. The RAM operates over the full military temperature
range and requires only a single 5 V
±
10% power supply.
The RAM is available with either TTL or CMOS compatible
I/O. Power consumption is typically less than 15 mW/MHz
in operation, and less than 5 mW when de-selected. The
RAM read operation is fully asynchronous, with an associ-
ated typical access time of 14 ns at 5 V.
Honeywell’s enhanced SOI RICMOS
IV (Radiation In-
sensitive CMOS) technology is radiation hardened
through the use of advanced and proprietary design,
layout, and process hardening techniques. The RICMOS
IV process is a 5-volt, SIMOX CMOS technology with a 150
Å gate oxide and a minimum drawn feature size of 0.75
µm
(0.6
µm
effective gate length—L
eff
). Additional features
include tungsten via plugs, Honeywell’s proprietary
SHARP planarization process, and a lightly doped drain
(LDD) structure for improved short channel reliability. A 7
transistor (7T) memory cell is used for superior single
event upset hardening, while three layer metal power
bussing and the low collection volume SIMOX substrate
provide improved dose rate hardening.
Shenzhen Embedded Training Xinyingda embeds your technology to make it powerful
Focusing on the leading edge of embedded technology, Xinyingda Embedded Project Development Guidance Center has a group of unique engineers with rich development experience - Xinyingda is engaged in t...
jiessiesun Embedded System
Design of network video monitoring system based on DSP+H.264
With the popularization of the Internet, people can get more and more information from the Internet. In the past, people could only get text and some simple graphic information, and very little video ...
Aguilera DSP and ARM Processors
External MOS tube adjustment circuit of power control chip
[i=s]This post was last edited by qwqwqw2088 on 2021-11-17 08:29[/i]MOSFET gate drive adjustment circuit: R16, R17, R18, D17"In order to optimize the switching operation of the external MOSFET Q1, an ...
qwqwqw2088 Power technology
Asynchronous FIFO structure and FPGA design
Abstract: Firstly, the concept, application and structure of asynchronous FIFO are introduced. Then, the difficulties and solutions of implementing asynchronous FIFO are analyzed. Based on the traditi...
maker FPGA/CPLD
51 MCU Keil download problem
Why is it that after successfully compiling with Keil2 to generate a hex file (which is normal when downloaded to the MCU), if I modify the program later, the hex file generated after compilation and ...
昂情 51mcu
Vivado project source code reduction
Original by Quanyouxuexue. Please keep the signature when reprinting. Vivado project files include source code, IP , settings, and various compiled intermediate files, which can easily reach hundreds ...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 244  828  1145  91  142  5  17  24  2  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号