531HC581M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531HC581M000DGR

531HC581M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 581MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531HC581M000DGR Overview

CMOS/TTL Output Clock Oscillator, 581MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HC581M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	581 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Textile machine light yarn breakage automatic stop circuit

SX-3 human body sensor switch and application circuit diagram

Telephone hang-up reminder circuit diagram

MC1351 TV audio intermediate frequency amplifier circuit

Pyroelectric infrared controlled automatic light

Computer motherboard circuit diagram 810 2_19

MATLAB program for dynamic obstacle avoidance using artificial potential field method: As the title says, static obstacles are already there, how to make them dynamic? The best result is that all target obstacles are dynamic. It can track the target in real time and avoid obstacles. Tha...; 不懂401 Embedded System

Hot-swapping issues with multiple signal pins: There is a backplane with a PCIE16 socket, and a control board needs to be designed to connect to it. The backplane provides power, and there are nearly 60 control and status signals that need to be h...; yuchunyugo PCB Design

BMP picture format analysis: [i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i]The bmp image consists of three parts: BITMAPFILEHEADER structure, BITMAPINFO structure, and DIB data area. DIB means Device-Independen...; cuizhihao Electronics Design Contest

Can I use DSP's CLKOUT as the global clock of FPGA?: Can I use the DSP's CLKOUT as the FPGA's global clock?...; Lemontree FPGA/CPLD

The current status of the development of domestic PLC--China Automation Network Market Research Department: Section 1 Development History of Domestic PLC As the preferred product for discrete control, PLC has been used in my country for 30 years. Since PLC entered China in the late 1970s, its application ha...; wanggq Industrial Control Electronics

Want to test your own strength? If you are a talented person, you should be the first one! Don't hesitate, show yourself!: How do you solve the following problem? Try your own ability; I will give my answer after five replies. Scholars should encourage each other! Please see the following hyperlink: [http://hiphotos.baidu...; chuhui Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components