EEWORLDEEWORLDEEWORLD

Part Number

Search

IRF640-007

Description
Power Field-Effect Transistor, 18A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-220AB
CategoryDiscrete semiconductor    The transistor   
File Size69KB,2 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

IRF640-007 Overview

Power Field-Effect Transistor, 18A I(D), 200V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-220AB

IRF640-007 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerVishay
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codeunknown
ECCN codeEAR99
Shell connectionDRAIN
ConfigurationSINGLE
Minimum drain-source breakdown voltage200 V
Maximum drain current (ID)18 A
Maximum drain-source on-resistance0.18 Ω
FET technologyMETAL-OXIDE SEMICONDUCTOR
JEDEC-95 codeTO-220AB
JESD-30 codeR-PSFM-T3
Number of components1
Number of terminals3
Operating modeENHANCEMENT MODE
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Polarity/channel typeN-CHANNEL
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
Maximum time at peak reflow temperatureNOT SPECIFIED
Transistor component materialsSILICON
What are your plans for the 8-day Mid-Autumn Festival and National Day holiday?
RT, what are everyone's plans? Going home? Traveling? :lol I think no one will need to work overtime if they just stay at home:funk:...
sint27 Talking
Finally got into the company I like, and it was my first time to distribute my salary!!!
Finally got into the company I like, and it was my first time to distribute my salary!!!...
超超真 Embedded System
WinCE starts slowly
It will take a long time after Log2Phys: Logical 0x500 -> Physical 0x900 to reach System ready!...
Alan1987 Embedded System
[FPGA Tips] How fast is three-level logic? How to calculate?
wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...
eeleader FPGA/CPLD
Wince synchronization and computer file transfer problem through activesync
Now the company has a handheld project, and we need to use ActiveSync to transfer files to the PC. It can be synchronized, but when transferring large files, the system freezes when the file is over 1...
cmeter Embedded System
Error in using PLL
求指教,Error: Clock input port inclk[0] of PLL "pll:inst243|altpll:altpll_component|pll" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control blockInfo: Input por...
zhenpeng25 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2542  2150  2326  1238  2718  52  44  47  25  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号