531WC287M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531WC287M000DGR

531WC287M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 287MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WC287M000DGR Overview

CMOS/TTL Output Clock Oscillator, 287MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WC287M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	287 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Frequency converter with forward and reverse function controls motor forward and reverse operation circuit

Zoomlion F-2250 power amplifier switching regulated power supply circuit diagram

Two-phase half-wave four-coil 180° conduction brushless motor circuit

Sensor and AD7710/7712 signal conditioning ADC circuit

Pulse execution circuit

Amplitude stabilized RC phase-shifted oscillator circuit diagram

New zero-drift amplifier has an IQ of 17 μA: New zero-drift amplifier has an IQ of 17 μA...; 安_然 Analog electronics

c6000 DSP Phase-Locked Loop (PLL) Programming Example: C6000 DSP 锁相环(PLL)编程范例 [code]/* Initialize PLL Registers *//* Put PLL in bypass */ PLL_bypass(); PLLdelay(20);/* Reset PLL */ PLL_reset(); PLLdelay(20);/* Set main multiplier/divisor */PLL_RSET(PLLM,1...; fish001 Microcontroller MCU

STM32F107 serial port reception, hardware cannot set RXE bit to 1?: When receiving serial data on STM32F107, the hardware cannot set the RXE bit to 1. What is the problem? How can I solve it?...; michael168 stm32/stm8

Microcontroller Problems: #include #include #define uchar unsigned char #define uint unsigned int uchar i,j; uchar r[8]; sbit KEY0 = P3^0; sbit KEY1=P3^1; sbit KEY2=P3^2; sbit KEY3=P3^3; sbit KEY4=P3^4; sbit KEY5=P3^5; sbit KE...; yangyangaq1 51mcu

Convert gerber file to ad format pcb: Dear experts, I have the gerber files of two boards, which were given by Koreans, but I can't convert them into AD format PCB. Does anyone know how to do it?...; chaogai PCB Design

Are there any e-sports events involving working professionals?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:51[/i]All I have seen are electronic competitions for college students. There are no competitions that involve working people, and there is o...; 青叶漂零 Electronics Design Contest

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components