531BB1329M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BB1329M00DGR

531BB1329M00DGR: DescriptionLVDS Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB1329M00DGR Overview

LVDS Output Clock Oscillator, 1329MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB1329M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1329 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LCπ Filter-Hybrid

Otto QB4 soft starter complete equipment (continued)

Electronic locks

Photoelectric isolation fast switching circuit

Two-color rotating two-way display music running light

Adjustable gain amplifier circuit

What factors need to be considered in the practical application of RFID?: Radio frequency identification (RFID) technology is being applied to more industrial scenarios. Factors to consider when applying RFID include distance, speed, and data transmission rate. Radio freque...; Aguilera Energy Infrastructure?

Are there any special requirements for the JTAG interface of MSP430F4250?: Are there any special requirements for the JTAG interface of MSP430F4250? I can't burn the program into the board according to the general connection method, and the board has no response.Thank you fo...; shdh6015 Microcontroller MCU

Urgent help!!: I have a friend who uses dsp. Recently, he has some problems that he cannot solve. Please help me. Thank you very much! He uses this chip: TMS320LF2407APGEA. The specific problem is as follows: When w...; angeldouzi Analogue and Mixed Signal

[Play with C2000 Launchpad] SCI+ADC+NIKIA5110: [size=4]I did a PLC experiment in the afternoon and only had time to post a thread in the evening! [/size][size=5][color=red][b]Upload the complete project as usual:Demo video: [media=x,500,375]http:/...; IC爬虫 Microcontroller MCU

Analysis and Research on GSM Mobile Phone RF System (VII): Code element simulation analysis Because the transmission rate of GSM is 270Kb/s, the time of each code element is 3.69us. Because the transmission system with BT=0.3 is widely used now, the following...; JasonYoo RF/Wirelessly

Have you encountered this problem when using Quartus?: The current license file does not support the …… device. I am using Quartus9.1, but this problem will occur no matter which device I choose to edit....; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components