IS61NLF51218-10BI datasheet, PDF

Datasheet> All Categories > storage> storage> IS61NLF51218-10BI

IS61NLF51218-10BI: DescriptionZBT SRAM, 512KX18, 10ns, CMOS, PBGA119, PLASTIC, BGA-119; Categorystorage storage; File Size152KB，20 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric View All

IS61NLF51218-10BI Overview

ZBT SRAM, 512KX18, 10ns, CMOS, PBGA119, PLASTIC, BGA-119

IS61NLF51218-10BI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Integrated Silicon Solution ( ISSI )
Parts packaging code	BGA
package instruction	PLASTIC, BGA-119
Contacts	119
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	10 ns
Maximum clock frequency (fCLK)	83 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	9437184 bit
Memory IC Type	ZBT SRAM
memory width	18
Number of functions	1
Number of terminals	119
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	512KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	2.41 mm
Maximum standby current	0.02 A
Minimum standby current	3.14 V
Maximum slew rate	0.3 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	14 mm

Preview

Download Datasheet

View All

IS61NF25632 IS61NF25636 IS61NF51218

IS61NLF25632 IS61NLF25636 IS61NLF51218

256K x 32, 256K x 36 and 512K x 18

FLOW-THROUGH 'NO WAIT' STATE BUS

SRAM

ISSI

PRELIMINARY INFORMATION

APRIL 2001

FEATURES

•

100 percent bus utilization

No wait cycles between Read and Write

Internal self-timed write cycle

Individual Byte Write Control

Single R/W (Read/Write) control pin

Clock controlled, registered address,

data and control

Interleaved or linear burst sequence control

using MODE input

Three chip enables for simple depth expansion

and address pipelining for TQFP

Power Down mode

Common data inputs and data outputs

CKE

pin to enable clock and suspend operation

JEDEC 100-pin TQFP, 119 PBGA package

Single +3.3V power supply (± 5%)

NF Version: 3.3V I/O Supply Voltage

NLF Version: 2.5V I/O Supply Voltage

Industrial temperature available

DESCRIPTION

The 8 Meg 'NF' product family feature high-speed,

low-power synchronous static RAMs designed to provide

a burstable, high-performance, 'no wait' state, device for

network and communications customers. They are

organized as 262,144 words by 32 bits, 262,144 words

by 36 bits and 524,288 words by 18 bits, fabricated with

ISSI

's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are

eliminated when the bus switches from read to write, or

write to read. This device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit.

All synchronous inputs pass through registers are controlled

by a positive-edge-triggered single clock input. Operations

may be suspended and all synchronous inputs ignored

when Clock Enable,

CKE

is HIGH. In this state the internal

device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the

ADV input. When the ADV is HIGH the internal burst

counter is incremented. New external addresses can be

loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock inputs and when

is LOW.

Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst

sequence. When tied HIGH, the interleaved burst sequence

is selected. When tied LOW, the linear burst sequence is

selected.

FAST ACCESS TIME

Symbol

Parameter

Clock Access Time

Cycle Time

Frequency

-10

Units

MHz

This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the

Integrated Silicon Solution, Inc. — 1-800-379-4774

PRELIMINARY INFORMATION

04/26/01

Rev. 00D

Recommended Resources

Vishay infrared receiver, do you know it?

Interface circuit between CMOS and switching amplifier a

LB1405, 15-level display circuit application (a)

Function generator switch-on circuit

Reverse braking circuit for one-way running motor

Computer motherboard circuit diagram 820 1_42

How to disable the Windows key: I am programming an industrial control interface in WinCE 5.0 environment and EVC 4.2. I don't want the "Start Menu" to appear after the operator presses the Windows key, so I need to block this key. ...; hjacky Embedded System

A must-read article for beginners of STM32 embedded system-----very detailed introduction! (Reasons for learning STM32): Why write this article? This is an article about getting started with embedded systems. Before I entered the field of embedded systems, I encountered many difficulties. So, I hope to write this articl...; ko_liuda stm32/stm8

USB to serial port problem: Experts, please help me... I bought a DELL 1427 computer but it doesn't have a serial port. I bought a USB to serial device but it says the hardware cannot be recognized... I'm looking for a driver fo...; sanoboy Embedded System

ADXL345 encountered a strange problem and could only fix the values of several registers.: [table=98%,rgb(238, 238, 238)] [tr][td]I have used 51 for debugging before, so I transplanted the 51 code into msp430. Now I can read the value of 0x00 register correctly. I tried the value of 0x2c re...; luoshengjin Microcontroller MCU

Could any expert please help me analyze this? Thank you very much.: Assembly program: .mmregs .global _asmfunc .global _gvar .bss _gvar,1 .text _asmfunc: ADD *AR0,T0,T0 MOV T0,*(#_gvar) RET .end C language program: #include "stdio.h" extern int asmfunc(int,int*); exte...; liuyanglovely DSP and ARM Processors

mage32 serial port USART data receiving and sending abnormalities, help: Hello everyone, I am using AVR Mage32, and I have some problems with sending and receiving data. Please help. 1. Initialize and configure USART. See the following code: void uart0_init(void) // Initia...; szkenvin Microchip MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components