531MC641M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MC641M000DGR

531MC641M000DGR: DescriptionLVPECL Output Clock Oscillator, 641MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MC641M000DGR Overview

LVPECL Output Clock Oscillator, 641MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MC641M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	641 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Principle circuit diagram of solid state relay as AC voltage regulator

Otto QB4 soft starter complete equipment (continued)

Long time adjustable timer circuit

Application circuit of Shuanghua ZNB-S distribution current transformer

Instrumentation amplifier circuit with differential mode preamplification stage

4-channel ultrasonic generator circuit for slide projector

TIM5-TIM8 of STM32F103ZET6 does not work (newbie help): TIM5-TIM8 of STM32F103ZET6 does not work, but TIM1-TIM4 works fine. TIM2-TIM5 is a general-purpose timer, but TIM5 has the same configuration as TIM2\3\4, but it does not work. The same problem occurs...; 舒影寒携 stm32/stm8

Problems with three-level and two-level SVPWM: Are the software of three-level and two-level SVPWM inverters or frequency converters different only in the SVPWM wave generating part, and other parts can be used in common?...; kata DSP and ARM Processors

The project imported into Motorware fails to compile. Could you please tell me how to solve it?: The project imported into motorware fails to compile. Can you tell me how to solve it? Environment ccs6.1.2If the chip model is not specified by default, it can be compiled, but it cannot be debugged....; narong Microcontroller MCU

[ST Motor Evaluation] Task 3 and Self-designed Tasks (PID Tuning and Load Testing): [i=s] This post was last edited by gyp1 on 2018-6-11 17:26 [/i] [align=left][font=微软雅黑][size=4]Continue from the previous post (see [url=https://bbs.eeworld.com.cn/thread-647187-1-1.html] [ST Motor Ev...; gyp1 stm32/stm8

The RTC_C module of MSP430F6736 cannot be written!: I am using F6736 to make an electric meter, and I encountered a problem, that is, the register of the RTC_C module cannot be written. I have written 0xa5h, and the RTCCTL register that is also protect...; qdavid64 Microcontroller MCU

【Original】Principle and implementation of communication between LPC1752 and CPLD: [i=s]This post was last edited by rain_noise on 2015-4-8 12:29[/i] [p=30, 2, left][font=黑体][size=6]1 Introduction[/size][/font][/p][p=30, 2, left][font=微软雅黑]This article mainly introduces the communic...; rain_noise NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components