SSB6TG161200 datasheet, PDF - EEWORLD Datasheet

SSB6TG161200: Description20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK; CategoryThe connector terminals; File Size113KB，2 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

SSB6TG161200 Overview

20A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK

Parameter Name	Attribute value
Maker	TE Connectivity
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	94V-2, POLYPROPYLENE
Fastening method	SCREW
Manufacturer's serial number	SSB6
Installation type	BOARD
Number of layers	1
Rows	1
Number of channels	16
Rated current	20 A
Rated voltage	300 V
safety certificate	UL; CSA
Terminal and terminal strip types	BARRIER STRIP TERMINAL BLOCK
Wire gauge	12 AWG

Hercules DIY Design - Weekly Plan Submission (tentative), why do I feel like I don't have enough time: The time you squeeze out is the real time [[i] This post was last edited by Sur on 2013-5-11 01:16 [/i]]...; Sur Microcontroller MCU

All-optical communication technology: The emergence of the Internet at the end of the 20th century marked the beginning of a new era for human society - the information age. In this era, people's demand for information has increased drama...; bob RF/Wirelessly

I have received the LPC800mini board. Thank you! Let's talk in our spare time.: It looks quite sophisticated. I haven't looked at the detailed information yet. I don't know if it is the same as the STM M0 kit. Can it be downloaded directly using USB? I will explore it when I have...; wgsxsm NXP MCU

MSP430 G2553 Launchpad Capacitance Measurement Test Code: 四、测试代码 main.c程序：复制代码1 // C meter 2015.9.262 //3 // P1.5(TA0.0) --[||||]----------- P1.4(CA3)4 //R=10kOhm|5 //-----6 //cap -----7 //|8 //GND10 /////////////////////////////////////////1112 #include "io...; fish001 Microcontroller MCU

In the always block of Verilog, are there both level and edge triggers?: How can we have both level and edge triggering in the always block of Verilog? For example, always@(a or b or c) I want a to be edge triggered. How can I implement it?...; jokeboy999 FPGA/CPLD

Show the process of WEBENCH design + step-down 3.3V: Show the process of WEBENCH design + step-down 3.3V When we often do DEMO testing 430, we directly draw power from the 5V USB, which is convenient! Enter the [color=#555555]WEBENCH[/color][size=14px] ...; 蓝雨夜 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components