EEWORLDEEWORLDEEWORLD

Part Number

Search

2SA921T

Description
Small Signal Bipolar Transistor, 0.02A I(C), 120V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, TO-92-B1, 3 PIN
CategoryDiscrete semiconductor    The transistor   
File Size199KB,3 Pages
ManufacturerPanasonic
Websitehttp://www.panasonic.co.jp/semicon/e-index.html
Download Datasheet Parametric View All

2SA921T Overview

Small Signal Bipolar Transistor, 0.02A I(C), 120V V(BR)CEO, 1-Element, PNP, Silicon, TO-92, TO-92-B1, 3 PIN

2SA921T Parametric

Parameter NameAttribute value
Parts packaging codeTO-92
package instructionCYLINDRICAL, O-PBCY-T3
Contacts3
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresLOW NOISE
Maximum collector current (IC)0.02 A
Collector-emitter maximum voltage120 V
ConfigurationSINGLE
Minimum DC current gain (hFE)360
JEDEC-95 codeTO-92
JESD-30 codeO-PBCY-T3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeROUND
Package formCYLINDRICAL
Polarity/channel typePNP
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationBOTTOM
transistor applicationsAMPLIFIER
Transistor component materialsSILICON
Nominal transition frequency (fT)200 MHz
Base Number Matches1
Transistors
2SA0921
(2SA921)
Silicon PNP epitaxial planar type
For high breakdown voltage low-noise amplification
Complementary to 2SC1980
Features
Unit: mm
5.0
±0.2
5.1
±0.2
4.0
±0.2
Absolute Maximum Ratings
T
a
=
25°C
Parameter
Symbol
V
CBO
V
CEO
I
C
V
EBO
I
CP
P
C
T
j
Collector-base voltage (Emitter open)
Collector-emitter voltage (Base open)
Emitter-base voltage (Collector open)
Collector current
Peak collector current
Collector power dissipation
Junction temperature
Storage temperature
Electrical Characteristics
T
a
=
25°C
±
3°C
Parameter
Symbol
V
CBO
V
CEO
V
EBO
I
CBO
I
CEO
h
FE
f
T
Collector-base voltage (Emitter open)
Collector-emitter voltage (Base open)
Emitter-base voltage (Collector open)
Collector-base cutoff current (Emitter open)
e/
Collector-emitter cutoff current (Base open)
na
nc
Forward current transfer ratio
*
Collector-emitter saturation voltage
Transition frequency
Noise voltage
Note) 1. Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.
2. *: Rank classification
Rank
h
FE
R
180 to 360
S
260 to 520
T
360 to 700
Publication date: January 2003
tin
ue
Pl
pla d in
ea
ne clu
se
pla m d de
ht visi
ne ai ma s fo
tp t f
:// ol d d d nte inte llow
ww lo is is na n
i
w. win con con nce anc ng f
se g U tin tin t e ou
m R ue ue yp typ r P
ico L d d e
e
ro
ab ty ty
n.
du
pa ou pe pe
ct
d
na t l
life
so ate
cy
nic st
cle
.co inf
sta
.jp orm
ge
/e a
n/ tio
.
n.
0.7
±0.1
M
Di ain
sc te
on na
tin nc
ue e/
d
0.7
±0.2
High collector-emitter voltage (Base open) V
CEO
Low noise voltage NV
Rating
−120
−120
−5
−20
−50
250
150
Unit
V
V
12.9
±0.5
0.45
+0.15
–0.1
2.5
+0.6
–0.2
0.45
+0.15
–0.1
2.5
+0.6
–0.2
1
2 3
2.3
±0.2
V
mA
mA
°C
1: Emitter
2: Collector
3: Base
TO-92-B1 Package
mW
°C
T
stg
−55
to
+150
Conditions
Min
Typ
Max
Unit
V
I
C
= −10 µA,
I
E
=
0
I
C
= −1
mA, I
B
=
0
I
E
= −10 µA,
I
C
=
0
−120
−5
−120
V
sc
on
V
V
CB
= −50
V, I
E
=
0
V
CE
= −50
V, I
B
=
0
−100
−1
700
nA
V
Di
µA
V
CE
=
−5
V, I
C
=
−2
mA
180
V
CE(sat)
NV
I
C
= −20
mA, I
B
= −2
mA
0.6
150
ain
V
CB
= −5
V, I
E
=
2 mA, f
=
200 MHz
te
200
MHz
mV
M
V
CE
=
−40
V, I
C
=
−1
mA, G
V
= 80 dB
R
g
= 100 kΩ, Function = FLAT
Note) The part number in the parenthesis shows conventional part number.
SJC00007BED
1
[Group Purchase] E-book: "Verilog SOPC Advanced Experiment Tutorial"!!! (From now until August 31)
EEWORLD and ZX Open Source Technology Co., Ltd. ( http://www.zxopen.com ) jointly createdThis e-book is the result of a lot of time and effort by Teacher Xia. We hope that friends who participate in t...
EEWORLD社区 FPGA/CPLD
Hexadecimal composition
Hexadecimal composition...
lorant Embedded System
[Problem Feedback] Anlu TD4.6.6-64bit pin constraint input PIN number bank does not automatically update the problem
I have encountered this problem several times before, that is, when continuously constraining some I/Os, the bank will not be updated when entering the PIN number. At first, I suspected that I had ent...
littleshrimp FPGA/CPLD
FPGA Classic 100 Questions - <Download Verification 16 Questions> Reprint
Some practical problems in FPGA learning, I hope it will be useful to some people. Keep improving and keep learning until you become a brave coreI hope you can make progress...
fpgawuhan FPGA/CPLD
How to learn to touch electricity?
I didn't really listen to the teacher's lectures in class before, and I didn't understand them. I didn't think they were that important, but now almost all employers have to take electrical and digita...
madknight Analog electronics
Switching Power Supply Discussion
:loveliness: Discussion on switching power supply, very helpful for beginners! [[i] This post was last edited by aishuang on 2011-7-17 07:43 [/i]]...
aishuang Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1568  972  2170  654  2074  32  20  44  14  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号