L-31-51 datasheet, PDF - EEWORLD Datasheet

L-31-51: DescriptionActive Delay Line, 1-Func, 10-Tap, True Output, PDIP14, DIP-14; Categorylogic logic; File Size62KB，1 Pages; ManufacturerSIXNET; Websitehttp://www.sixnet.com/index.cfm

Download Datasheet Parametric View All

L-31-51 Overview

Active Delay Line, 1-Func, 10-Tap, True Output, PDIP14, DIP-14

Parameter Name	Attribute value
Maker	SIXNET
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	unknown
JESD-30 code	R-PDIP-T14
length	20.32 mm
Load capacitance (CL)	10 pF
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	10
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.51 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	75 ns
width	7.62 mm

I would like to ask you experts a question about PCI: We know that PCI devices have three spaces: memory address space, IO address space and configuration space. Since PCI supports plug-and-play, PCI devices do not occupy a fixed memory address space or ...; tmasd Embedded System

Hive Problem: Does the kernel load the registry entries of system.hv after loading boot.hv?...; guoyaru123 Embedded System

NT or WDM?: When making a simple ISA I/O card (not plug-and-play) and a device driver under XP (using XP's DDK), should I use NT or WDM? Thank you!...; 小猪崽 Embedded System

6678 Multi-core startup problem: 1. According to the official website, I simulate the process of core 0 starting core 1 as follows: first generate the bin file that core 1 needs to run, then core 0 loads it online, reads the bin file...; chenzhi DSP and ARM Processors

Measuring pulse width using the GATE bit of 89C51: The signal to be tested is connected to P3.2. The pulse width of the signal to be tested is 5ms~50ms. The pulse width value is displayed on the digital tube (common anode digital tube) in ms. Please.....; 寒雪剑91 51mcu

High-definition pictures show you this year's CHTF (there are surprises in the comments): [font=微软雅黑][size=3] This year's High-Tech Fair will be held at the Shenzhen Convention and Exhibition Center from November 16 to 21. Shenzhen friends must go and have a look when they have time. [/siz...; eric_wang Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components