FNFM-TTL-100T datasheet, PDF - EEWORLD Datasheet

FNFM-TTL-100T: DescriptionPulse Discriminator Delay Line, 1-Func, 1-Tap, True Output, TTL, TUCKED LEAD, MODULE-14/4; Categorylogic logic; File Size1014KB，2 Pages; ManufacturerEngineered Components Co.

Download Datasheet Parametric View All

FNFM-TTL-100T Overview

Pulse Discriminator Delay Line, 1-Func, 1-Tap, True Output, TTL, TUCKED LEAD, MODULE-14/4

Parameter Name	Attribute value
Maker	Engineered Components Co.
Parts packaging code	SOIC
package instruction	SOL,
Contacts	4
Reach Compliance Code	unknown
Other features	TYP. ICC = 30MA; MAX FAN OUT OF 8 TTL LOAD PER OUTPUT; MAX TEMP. COEFF. CAPTURED
series	F
JESD-30 code	R-XDSO-L4
Logic integrated circuit type	PULSE DISCRIMINATOR DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	4
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	UNSPECIFIED
encapsulated code	SOL
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.239 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal form	L BEND
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	100 ns

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components