Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
BUK6507-55C
N-channel TrenchMOS logic and standard level FET
Rev. 01 — 12 October 2010
Product data sheet
1. Product profile
1.1 General description
Intermediate level gate drive N-channel enhancement mode Field-Effect Transistor (FET)
in a plastic package using advanced TrenchMOS technology. This product has been
designed and qualified to the appropriate AEC Q101 standard for use in high performance
automotive applications.
1.2 Features and benefits
AEC Q101 compliant
Suitable for standard and logic level
gate drives
Suitable for thermally demanding
environments due to 175 °C rating
1.3 Applications
12 V and 24 V automotive systems
Electric and electro-hydraulic power
steering
Motors, lamps and solenoid control
Start-Stop micro-hybrid applications
Transmission control
Ultra high performance power
switching
1.4 Quick reference data
Table 1.
Symbol
V
DS
I
D
P
tot
Quick reference data
Parameter
drain-source voltage
drain current
total power
dissipation
drain-source on-state
resistance
Conditions
T
j
≥
25 °C; T
j
≤
175 °C
V
GS
= 10 V; T
mb
= 25 °C;
see
Figure 1
T
mb
= 25 °C; see
Figure 2
Min
-
-
-
Typ
-
-
-
Max Unit
55
100
158
V
A
W
Static characteristics
R
DSon
V
GS
= 10 V; I
D
= 25 A;
T
j
= 25 °C; see
Figure 11
-
5.8
7
mΩ
NXP Semiconductors
BUK6507-55C
N-channel TrenchMOS logic and standard level FET
Quick reference data
…continued
Parameter
non-repetitive
drain-source
avalanche energy
gate-drain charge
Conditions
I
D
= 100 A; V
sup
≤
55 V;
R
GS
= 50
Ω;
V
GS
= 10 V;
T
j(init)
= 25 °C; unclamped
I
D
= 25 A; V
DS
= 44 V;
V
GS
= 10 V; see
Figure 13;
see
Figure 14
Min
-
Typ
-
Max Unit
128
mJ
Table 1.
Symbol
E
DS(AL)S
Avalanche ruggedness
Dynamic characteristics
Q
GD
-
19
-
nC
2. Pinning information
Table 2.
Pin
1
2
3
mb
Pinning information
Symbol Description
G
D
S
D
gate
drain
source
mounting base; connected to
drain
mb
D
Simplified outline
Graphic symbol
G
mbb076
S
1 2 3
SOT78A (TO-220AB)
3. Ordering information
Table 3.
Ordering information
Package
Name
BUK6507-55C
TO-220AB
Description
plastic single-ended package; heatsink mounted; 1 mounting
hole; 3-lead TO-220AB
Version
SOT78A
Type number
BUK6507-55C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 12 October 2010
2 of 14
NXP Semiconductors
BUK6507-55C
N-channel TrenchMOS logic and standard level FET
4. Limiting values
Table 4.
Symbol
V
DS
V
GS
I
D
I
DM
P
tot
T
stg
T
j
I
S
I
SM
E
DS(AL)S
E
DS(AL)R
Limiting values
Parameter
drain-source voltage
gate-source voltage
drain current
peak drain current
total power dissipation
storage temperature
junction temperature
source current
peak source current
non-repetitive drain-source
avalanche energy
repetitive drain-source
avalanche energy
T
mb
= 25 °C
t
p
≤
10 µs; pulsed; T
mb
= 25 °C
I
D
= 100 A; V
sup
≤
55 V; R
GS
= 50
Ω;
V
GS
= 10 V; T
j(init)
= 25 °C; unclamped
[4][5][6]
[3]
In accordance with the Absolute Maximum Rating System (IEC 60134).
Conditions
T
j
≥
25 °C; T
j
≤
175 °C
DC
Pulsed
T
mb
= 25 °C; V
GS
= 10 V; see
Figure 1
T
mb
= 100 °C; V
GS
= 10 V; see
Figure 1
T
mb
= 25 °C; t
p
≤
10 µs; pulsed;
see
Figure 3
T
mb
= 25 °C; see
Figure 2
[1]
[2]
Min
-
-16
-20
-
-
-
-
-55
-55
-
-
-
-
Max
55
16
20
100
72
405
158
175
175
100
405
128
-
Unit
V
V
V
A
A
A
W
°C
°C
A
A
mJ
J
Source-drain diode
Avalanche ruggedness
[1]
[2]
[3]
[4]
[5]
[6]
-16 V accumulated duration not to exceed 168 hrs
Accumulated pulse duration not to exceed 5 mins.
Continuous current is limited by package.
Single-pulse avalanche rating limited by maximum junction temperature of 175 °C.
Repetitive avalanche rating limited by an average junction temperature of 170 °C.
Refer to application note AN10273 for further information.
BUK6507-55C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 12 October 2010
3 of 14
NXP Semiconductors
BUK6507-55C
N-channel TrenchMOS logic and standard level FET
120
I
D
(A)
100
003aaf082
120
P
der
(%)
80
03na19
80
60
40
40
20
0
0
50
100
150
T
mb
(°C)
200
0
0
50
100
150
T
mb
(°C)
200
Fig 1.
Continuous drain current as a function of
mounting base temperature
Fig 2.
Normalized total power dissipation as a
function of mounting base temperature
003aae890
10
3
I
D
(A)
10
2
Limit R
DSon
= V
DS
/ I
D
t
p
=10
μ
s
100
μ
s
10
1 ms
10 ms
100 ms
DC
1
10
-1
1
10
10
2
V
DS
(V)
10
3
Fig 3.
Safe operating area; continuous and peak drain currents as a function of drain-source voltage
BUK6507-55C
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 12 October 2010
4 of 14