Data are valid at +25°C, unless otherwise specified.
Parameter
Input
Nominal input voltage
Permanent input
voltage range (Ui)
Extended permanent input
voltage range
Transient input voltage
Undervoltage lock-out
(UVLO)
Start up time
Reflected ripple current
Input current in short
circuit mode (Average)
No load input current
Output
Output voltage *
Full temperature range
Ui min. to max.
75% load
Ambient temperature : +25°c
Ui nominal, 75% load
Full temperature range
Ui min. to max.
Full temperature range
Ui min. to max.
Nominal
Nominal
Nominal
Nominal
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Typical
Typical
Typical
VDC
VDC
VDC
VDC
%
W
A
A
A
A
mVpp
mVpp
mVpp
%
%
%
3,3
5
12
15
+/- 2
10
2
2
0,80
0,65
40
50
60
+/- 1
+/- 2,5
3,3
5
12
15
+/- 2
10
2
2
0,80
0,65
40
50
60
+/- 1
+/- 2,5
See on page 6
Conditions
Limit or
typical
Nominal
Min. - Max.
Min. - Max.
Maximum
Minimum
Maximum
Maximum
Typical
Maximum
Maximum
Units
Hi-Rel
Grade
Single Output MGDS-10
10-C
5
4,5-5,5
/
/
4
4,3
30
50
50
50
10 - H
20
9-36
/
40/0,1
7
8,5
30
50
30
30
10 - J
28
16-40
16-45
50/0,1
12
15
30
30
30
30
Full temperature range
Full temperature range
Full temperature range
(Consult factory)
Full load (Consult factory)
turn-on/turn-off threshold
Ui nominal
Nominal output
Full load : resistive
Ui nominal, full load at
switching freq. BW = 20MHz
Ui nominal
Short-circuit
Ui nominal
No load
VDC
VDC
VDC
VDC/S
VDC
VDC
ms
mApp
mA
mA
3,3
5
12
15
+/- 2
10
2
2
0,80
0,65
40
50
60
+/- 1
+/- 2,5
4
Set Point accuracy
Output power
Output current **
3,3V output
5V output
12V output
15V outputt
Ripple output voltage ***
3,3V and 5V output
12V output
15V output
Line regulation
Load regulation ****
Efficiency
Maximum admissible
Capacitive load
3,3V and 5V output
12V and 15V output
Ui nominal
Full load
BW = 20MHz
Ui min. to max.
Full load
Ui nominal
25% to full load
Ui nominal
Full load
Ui nominal
Full load
Per output
Maximum
Maximum
µF
µF
1.000
330
1.000
330
1.000
330
Note * : For proper operation the MGDM-10 module requires to install a 22µF chemical or tantalum capacitance accross output terminals.
Note ** : For 9-36V input range, the current is derated at 80% at 9V and increases linearly to full current at 12V.
Note*** : The ripple output voltage is the periodic AC component imposed on the output voltage, an aperiodic and random component (noise) has also to be considered.
This noise can be reduced by adding an external capacitor (typically 10nF/rated voltage depending on isolation requirement) connected between the pin Gin and the
pin Gout of the converter. This capacitor should be layed-out as close as possible from the converter.
Note**** : For load regulation characteristics from 0% to full load, please see page 6.
Data are valid at +25°C, unless otherwise specified.
Parameter
Input
Nominal input voltage
Permanent input
voltage range (Ui)
Extended permanent input
voltage range
Transient input voltage
Undervoltage lock-out
(UVLO)
Start up time
Reflected ripple current
Input current in short
circuit mode (Average)
No load input current
Output
Output voltage *
Full temperature range
Ui min. to max.
75% load
Ambient temperature : +25°c
Ui nominal, 75% load
Full temperature range
Ui min. to max.
Full temperature range
Ui min. to max.
Nominal
Nominal
Nominal
Nominal
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Typical
Typical
Typical
Typical
VDC
VDC
VDC
VDC
%
W
A
A
A
A
mVpp
mVpp
mVpp
%
%
%
%
+/- 5
+/- 12
+/- 15
/
+/- 2
+/- 5
+/- 1
+/- 0,40
+/- 0,33
/
40
50
60
+/- 1
+/- 2,5
+/- 0,5
+/- 5
+/- 12
+/- 15
/
+/- 2
+/- 5
+/- 1
+/-0, 40
+/- 0,33
/
40
50
60
+/- 1
+/- 2,5
+/- 0,5
See on page 6
Conditions
Limit or
typical
Nominal
Min. - Max.
Min. - Max.
Maximum
Minimum
Maximum
Maximum
Typical
Maximum
Maximum
Units
Hi-Rel
Grade
Bi Output MGDB-10
10-C
5
4,5-5,5
/
/
4
4,3
30
50
50
50
10 - H
20
9-36
/
40/0,1
7
8,5
30
50
30
30
10 - J
28
16-40
16-45
50/0,1
12
15
30
30
30
30
Full temperature range
Full temperature range
Full temperature range
(Consult factory)
Full load (Consult factory)
Turn-on/turn-off threshold
Ui nominal
Nominal output
Full load : resistive
Ui nominal, full load at
switching freq. BW = 20MHz
Ui nominal
Short-circuit
Ui nominal
No load
VDC
VDC
VDC
VDC/S
VDC
VDC
ms
mApp
mA
mA
+/- 5
+/- 12
+/- 15
+/- 24
+/- 2
+/- 5
+/- 1
+/-0, 40
+/- 0,33
+/-0,20
40
50
60
+/- 1
+/- 2,5
+/- 0,5
Set Point accuracy
Output power
Output current **
5V output
12V output
15V output
24V output
Ripple output voltage ***
5V output
12V output
15V and 24 output
Line regulation
Load regulation ****
Cross load output
regulation
Efficiency
Maximum admissible
Capacitive load
5V output
12V, 15V and 24V output
4
Ui nominal
Full load
BW = 20MHz
Ui min. to max.
Full load
Ui nominal
25% to full load
Ui nominal
+ Vout nominal load
- Vout from 25% to full load
Ui nominal
Full load
Ui nominal
Full load
Per output
Maximum
Maximum
µF
µF
470
100
470
100
470
100
Note * : For proper operation the MGDM-10 module requires to install a 22µF chemical or tantalum capacitance accross output terminals.
Note ** : For 9-36V input range, the current is derated at 80% at 9V and increases linearly to full current at 12V.
Note*** : The ripple output voltage is the periodic AC component imposed on the output voltage, an aperiodic and random component (noise) has also to be considered.
This noise can be reduced by adding an external capacitor (typically 10nF/rated voltage depending on isolation requirement) connected between the pin Gin and the
pin Gout of the converter. This capacitor should be layed-out as close as possible from the converter.
Note**** : For load regulation characteristics from 0% to full load, please see page 6.
Data are valid at +25°C, unless otherwise specified.
Parameter
Input
Nominal input voltage
Permanent input
voltage range (Ui)
Extended permanent
input voltage range
Transient input voltage
Undervoltage lock-out
(UVLO)
Start up time
Reflected ripple current
Input current in short
circuit mode (Average)
No load input current
Output
Output voltage *
Set Point accuracy
Output power
Output current **
5 & +/- 12V output
5 & +/- 15V output
Ripple output voltage ***
5V output
12V output
15V output
Line regulation
Load regulation ****
Cross load output
regulation
Efficiency
Maximum admissible
Capacitive load
5V output
12V and 15V output
Full temperature range
Ui min. to max.
75% load
Ambient temperature : +25°c
Ui nominal, 75% load
Full temperature range
Ui min. to max.
Full temperature range
Ui min. to max.
Ui nominal
Full load
BW = 20MHz
Ui min. to max.
Full load
Ui nominal
25% to full load
Ui nominal
+ Vout nominal load
- Vout from 25% to full load
Ui nominal
Full load
Ui nominal
Full load
Per output
Nominal
Nominal
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Maximum
Typical
Typical
Typical
Typical
VDC
VDC
%
W
A
A
mVpp
mVpp
mVpp
%
%
%
%
5 & +/- 12
5 & +/- 15
+/- 2
5 & +/- 2,5
1 & +/- 0,20
1 & +/- 0,15
40
50
60
+/- 1
+/- 2,5
+/- 0,5
82
Full temperature range
Full temperature range
Full temperature range
(Consult factory)
Full load
Turn-on/turn-off threshold
Ui nominal
Nominal output
Full load : resistive
Ui nominal, full load at
switching freq. BW = 20MHz
Ui nominal
Short-circuit
Ui nominal
No load
Nominal
Min. - Max.
Min. - Max.
Maximum
Minimum
Maximum
Maximum
Typical
Maximum
Maximum
VDC
VDC
VDC
VDC/S
VDC
VDC
ms
mApp
mA
mA
20
9-36
/
40/0,1
7
8,5
30
50
30
30
Conditions
Limit or
typical
Units
Hi-Rel
Grade
Tri Output MGDT-10
10 - H
10 - J
28
16-40
16-45
50/0,1
12
15
30
30
30
30
5 & +/- 12
5 & +/- 15
+/- 2
5 & +/- 2,5
1 & +/- 0,20
1 & +/- 0,15
40
50
60
+/- 1
+/- 2,5
+/- 0,5
82
4
Maximum
Maximum
µF
µF
470
100
470
100
Note * : For proper operation the MGDM-10 module requires to install a 22µF chemical or tantalum capacitance accross output terminals.
Note ** : For 9-36V input range, the current is derated at 80% at 9V and increases linearly to full current at 12V.
Note*** : The ripple output voltage is the periodic AC component imposed on the output voltage, an aperiodic and random component (noise) has also to be considered.
This noise can be reduced by adding an external capacitor (typically 10nF/rated voltage depending on isolation requirement) connected between the pin Gin and the
pin Gout of the converter. This capacitor should be layed-out as close as possible from the converter.
Note**** : For load regulation characteristics from 0% to full load, please see page 6.
The Cyclone III series has four PLLs. Normally, the compiler optimizes and chooses which PLL to use. If you want to set it to use a specific PLL, how should you set it? I would like some advice from a...
Yesterday I got a 320×240 16-level grayscale LCD. I wonder if it can be connected to WINCE4.2? If it can, is it difficult to rewrite the driver? I am a novice, I hope the experts can give me some advi...
The MCU model STC12C2052AD USB to TTL module has two wires in the middle, TXD and RXD, and the two outside wires are VCC and GND. I used a breadboard, VCC connected to pin 20, GND connected to pin 10,...
When I was routing in AD, why did the wire not connect to the pad even though I clicked the left button on it? Please help me see
Why is the wire not connected to pad 1 when the left mouse button is c...
Use two launchpads to transmit SPI data, one end sends and the other end receives, and the receiving end then uses the serial port to transmit to the computer for display. This is a small debugging pr...
China's photovoltaic power generation installed capacity achieved rapid growth in 2017, and distributed photovoltaics achieved explosive growth. In 2017, the country's photovoltaic installed capaci...[Details]
In the past few days, the Chinese display panel giant
BOE
has been flooded with articles supported by Liu Shuwei. Let's follow the embedded editor to learn about the relevant content.
...[Details]
1. Placement suspension void NVIC_Configuration(void) { NVIC_InitTypeDef NVIC_InitStructure; /* Set the Vector Table base location at 0x08004000 NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x4000)...[Details]
In the actual project development process, it is common to encounter modifications to the hardware circuit, and then the modified part requires the modification of the driver. Thinking about the comi...[Details]
Unique device identifiers are suitable for: ● Used as a serial number (e.g. USB string serial number or other terminal applications) ● Use the unique ID as a security key when used in conjunction wit...[Details]
When the domestic discussion about "ZTE being banned" was hot, Alibaba officially announced the acquisition of chip supplier
Zhongtianwei
, but the investment amount was not disclosed. At t...[Details]
The trade war between China and the United States has become the focus. The United States has begun to play the ban card against Chinese technology companies. The ZTE incident shows that if the ban...[Details]
1. Basic Concepts of LCD/LCM The structure of Liquid Crystal Display (LCD) is to place liquid crystals between two parallel pieces of glass. There are many vertical and horizontal fine wires between...[Details]
1. Initial understanding of FSMC: FSMC consists of 4 modules: (1) AHB interface (including FSMC configuration register) (2) NOR flash memory and PSRAM controller (when driving LCD, LCD is like a PSRA...[Details]
The Wassenaar Arrangement, everything started during the Cold War. Let's learn more about it with the embedded editor.
background
After the end of World War II, the United States ...[Details]
I slightly changed the lyrics of Yu Quan's song "Running", which seems to be
a reflection of the current state of
Huawei Cloud
. At the annual Huawei Analyst Conference held on April 17,
Zh...[Details]
Processors with artificial intelligence are mostly integrated into cars, PCs, security cameras, smart speakers, robots and other related technology equipment, but
AI
chips were initially de...[Details]
Every era has its own representative company, and the small game between representative companies in the big era also reflects the big game between countries to a certain extent. Let's learn about ...[Details]
STM32 uses FSMC to read and write CPLD programs. CPLD is hung on the address line and data line of STM32. CPLD is regarded as an off-chip RAM for reading and writing. On the board I made, CPLD is hun...[Details]
At the beginning of the new year of 2018, after the release of the national photovoltaic policy, we found that the state’s support for village-level poverty alleviation power stations has not weake...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
