EEWORLDEEWORLDEEWORLD

Part Number

Search

D20AHR20C5PA

Description
Ceramic Capacitor, Ceramic, 50V, AH, 90+/-20ppm/Cel TC, 0.0000002uF, Surface Mount, 0202, CHIP
CategoryPassive components    capacitor   
File Size936KB,8 Pages
ManufacturerDielectric Laboratories
Environmental Compliance  
Download Datasheet Parametric View All

D20AHR20C5PA Overview

Ceramic Capacitor, Ceramic, 50V, AH, 90+/-20ppm/Cel TC, 0.0000002uF, Surface Mount, 0202, CHIP

D20AHR20C5PA Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerDielectric Laboratories
package instruction, 0202
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance2e-7 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Installation featuresSURFACE MOUNT
multi-layerNo
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Rated (DC) voltage (URdc)50 V
size code0202
surface mountYES
Temperature characteristic codeAH
Temperature Coefficient90+/-20ppm/Cel ppm/°C
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Terminal shapeONE SURFACE
DiCap
Functional Applications:
n
DC
®
®
High Performance Single-Layer Capacitors for
Benefits:
n
n
n
n
n
Blocking
n
RF Bypass
n
Filtering
n
Tuning
n
Submounts
Gold Metallization for wire bonding
Rugged Construction
Custom sizes at commercial prices
Thin Film Technology
ESD Proof
email
sales@dilabs.com
or europesales@dilabs.com
or asiasales@dilabs.com
Table of Standard Values (pF)
0.02
0.15
0.6
1.1
2
4.7
11
27
62
150
360
820
2000
5300
0.03
0.2
0.65
1.2
2.2
5.1
12
30
68
160
390
910
220
6500
0.04
0.25
0.7
1.3
2.4
5.6
13
33
75
180
430
1000
2400
10,000
0.05
0.3
0.75
1.4
2.7
6.2
15
36
82
200
470
110
2700
0.06
0.35
0.8
1.5
3
6.8
16
39
91
220
510
1200
3000
0.07
0.4
0.85
1.6
3.3
7.5
18
43
100
240
560
1300
3300
0.08
0.45
0.9
1.7
3.6
8.2
20
47
110
270
620
1500
3600
0.09
0.5
0.95
1.8
3.9
9.1
22
51
120
300
680
1600
3900
0.1
0.55
1
1.9
4.3
10
24
56
130
330
750
1800
4300
phone
315.655.8710
fax
315.655.0445
www.dilabs.com
®
DiCap
®
Dimensions
W
Width
Inches
.010 + .000
- .003
.012 + .002
- .003
.015 + .000
- .003
.020 + .000
- .003
.025 + .000
- .003
.030 + .000
- .003
.035 ± .005
.050 ± .010
.070 ± .010
.090 ± .010
mm
.254 + .000
- .076
.305 + .051
- .076
.381 + .000
- .076
.508 + .000
- .076
.635 + .000
- .076
.762 + .000
- .076
.889 ± .127
1.270 ± .254
1.778 ± .254
2.286 ± .254
L
Length
(Maximum)
Inches
mm
.010
.015
.020
.020
.030
.030
.040
.060
.080
.100
.254
.381
.508
.508
.762
.762
1.016
1.524
1.778
2.540
T
Thickness
1
(50 Volts)
Inches
mm
.004 ±.001
.004 ±.001
.004 ±.001
.004 ±.001
.004 ±.001
.004 ±.001
.004 ±.001
-
-
-
.102 ±.025
.102 ±.025
.102 ±.025
.102 ±.0 25
.102 ±.025
.102 ±.025
.102 ±.025
-
-
-
T
Thickness
1
(100 Volts)
Inches
mm
-
-
.006 ± .001
.006 ± .001
.006 ± .001
.006 ± .001
.007 ± .002
.007 ± .002
.008 ± .002
.010 ± .004
-
-
.152 ± .025
.152 ± .025
.152 ± .025
.152 ± .025
.178 ± .051
.178 ± .051
.203 ± .051
.254 ± .102
Standard
Capacitance
Range
pF
.02 - 100
.03 – 200
.04 -350
.06 – 470
.10 – 800
.15 – 1000
.20 – 1500
.30 – 3700
.55 – 6500
.65 – 10,000
Style
Dielectric Laboratories Inc.
D10
D12
D15
D20
D25
D30
D35
D50
D70
D90
2777 Route 20 East
Cazenovia, New York, USA
13035-9433
8
Maximum thickness does not apply for capacitance values below 0.5pF
UX thickness only available in .005”, .010” and .015”
Quartus simulation software cannot be opened
When using quartus||13.1 for simulation, when opening Modelsim, the interface in the picture will appear. I don't know what's going on...
mantianxinghai FPGA/CPLD
Protel99se global editor is not easy to use, please help experts
Place three resistors with " Lib Ref " as "RES1 " in the editing area . Now change the names of these three resistors to 100k and the package names of the components to AXIAL0.3 . Take one of the resi...
tiger027 FPGA/CPLD
Can anyone tell me if there is anything wrong with this schematic? ? ? ?
Processing Rule: Broken-Net Constraint ( ( On the board) ) Violation Net netc17_1 is broken into 2 sub-nets. Routed To 0.00% Subnet : IC2-3 Subnet : C17-1 Basically, there are errors like the above. W...
hexinzhou PCB Design
Urgent help: SDIO wifi module driver Marvell 8686 under pxa270
Could anyone please send me a driver for the SDIO WIFI module that can be used under PXA270? The module model is USI's WM-G-MR-09, and the chip used in the module is Marvell 8686. I have a driver from...
mysunshine Embedded System
Xilinx is recruiting a lot in China, maybe you are one of them~~
Recently, Xilinx announced that it is recruiting 7 types of positions in China, including system architects and FAEs, and sincerely invites a large number of local design elites to join. Xilinx's late...
EEWORLD社区 Recruitment
Problems with programming with eclipse under linux
I am learning Linux programming and using the Eclipse development environment. I found that the Eclipse Run menu only has one submenu, External Tools. Can an expert tell me how to solve this problem? ...
chenbingjy Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1459  2454  1365  2101  665  30  50  28  43  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号