D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
MM74C00 • MM74C02 • MM74C04 Quad 2-Input NAND Gate • Quad 2-Input NOR Gate • Hex Inverter
October 1987
Revised May 2002
MM74C00 • MM74C02 • MM74C04
Quad 2-Input NAND Gate •
Quad 2-Input NOR Gate •
Hex Inverter
General Description
The MM74C00, MM74C02, and MM74C04 logic gates
employ complementary MOS (CMOS) to achieve wide
power supply operating range, low power consumption,
high noise immunity and symmetric controlled rise and fall
times. With features such as this the 74C logic family is
close to ideal for use in digital systems. Function and pin
out compatibility with series 74 devices minimizes design
time for those designers already familiar with the standard
74 logic family.
All inputs are protected from damage due to static dis-
charge by diode clamps to V
CC
and GND.
Features
s
Wide supply voltage range:
3V to 15V
s
Guaranteed noise margin: 1V
s
High noise immunity: 0.45 V
CC
(typ.)
s
Low power consumption: 10 nW/package (typ.)
s
Low power:
TTL compatibility:
Fan out of 2 driving 74L
Ordering Code:
Order Number
MM74C00M
MM74C00N
MM74C02N
MM74C04M
MM74C04N
Package Number
M14A
N14A
N14A
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagrams
MM74C00
MM74C02
Top View
MM74C04
Top View
Top View
© 2002 Fairchild Semiconductor Corporation
DS005877
www.fairchildsemi.com
MM74C00 • MM74C02 • MM74C04
Absolute Maximum Ratings
(Note 1)
Voltage at Any Pin
Operating Temperature Range
Storage Temperature Range
Operating V
CC
Range
Maximum V
CC
Voltage
Power Dissipation (P
D
)
Dual-In-Line
Small Outline
Lead Temperature
(Soldering, 10 seconds)
300
°
C
700 mW
500 mW
−
0.3V to V
CC
+
0.3V
−
55
°
C to
+
125
°
C
−
65
°
C to
+
150
°
C
3.0V to 15V
18V
Note 1:
“Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. Except for “Operating Tempera-
ture Range” they are not meant to imply that the devices should be oper-
ated at these limits. The table of “Electrical Characteristics” provides
conditions for actual device operation.
DC Electrical Characteristics
Min/Max limits apply across the guaranteed temperature range unless otherwise noted
Symbol
Parameter
Conditions
CMOS TO CMOS
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
I
IN(1)
I
IN(0)
I
CC
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
V
IN(1)
V
IN(0)
V
OUT(1)
V
OUT(0)
I
SOURCE
I
SOURCE
I
SINK
I
SINK
Logical “1” Input Voltage
Logical “0” Input Voltage
Logical “1” Output Voltage
Logical “0” Output Voltage
Logical “1” Input Current
Logical “0” Input Current
Supply Current
Logical “1” Input Voltage
Logical “0” Input Voltage
Logical “1” Output Voltage
Logical “0” Output Voltage
Logical “1” Input Voltage
Logical “0” Input Voltage
Logical “1” Output Voltage
Logical “0” Output Voltage
Output Source Current
Output Source Current
Output Sink Current
Output Sink Current
V
CC
=
5.0V
V
CC
=
10V
V
CC
=
5.0V
V
CC
=
10V
V
CC
=
5.0V, I
O
= −10 µA
V
CC
=
10V, I
O
= −10 µA
V
CC
=
5.0V, I
O
=
10
µA
V
CC
=
10V, I
O
=
10
µA
V
CC
=
15V, V
IN
=
15V
V
CC
=
15V, V
IN
=
0V
V
CC
=
15V
74C, V
CC
=
4.75V
74C, V
CC
=
4.75V
74C, V
CC
=
4.75V, I
O
= −10 µA
74C, V
CC
=
4.75V, I
O
=
10
µA
74C, V
CC
=
4.75V
74C, V
CC
=
4.75V
74C, V
CC
=
4.75V, I
O
= −360 µA
74C, V
CC
=
4.75V, I
O
=
360
µA
V
CC
=
5.0V, V
IN(0)
=
0V, V
OUT
=
0V
V
CC
=
10V, V
IN(0)
=
0V, V
OUT
=
0V
V
CC
=
5.0V, V
IN(1)
=
5.0V, V
OUT
=
V
CC
V
CC
=
10V, V
IN(1)
=
10V, V
OUT
=
V
CC
−1.75
−8.0
1.75
8.0
2.4
0.4
4.0
1.0
4.4
0.4
V
CC
−
1.5
0.8
−1.0
0.005
−0.005
0.01
15
4.5
9.0
0.5
1.0
1.0
3.5
8.0
1.5
2.0
V
V
V
V
µA
µA
µA
V
V
V
V
V
V
V
V
mA
mA
mA
mA
Min
Typ
Max
Units
LOW POWER TO CMOS
CMOS TO LOW POWER
OUTPUT DRIVE (see Family Characteristics Data Sheet) TA
=
25°C (short circuit current)
AC Electrical Characteristics
T
A
=
25
°
C, C
L
=
50 pF, unless otherwise specified
Symbol
t
pd0
, t
pd1
C
IN
C
PD
Parameter
Propagation Delay Time to
Logical “1” or “0”
Input Capacitance
Power Dissipation Capacitance
MM74C00, MM74C02, MM74C04
(Note 2)
Conditions
V
CC
=
5.0V
V
CC
=
10V
(Note 3)
Per Gate or Inverter (Note 4)
Min
Typ
50
30
6.0
12
Max
90
60
Units
ns
pF
pF
Note 2:
AC Parameters are guaranteed by DC correlated testing.
Note 3:
Capacitance is guaranteed by periodic testing.
Note 4:
C
PD
determines the no load AC power consumption of any CMOS device.
For complete explanation see Family Characteristics Application Note—AN-90.
www.fairchildsemi.com
2
MM74C00 • MM74C02 • MM74C04
Typical Performance Characteristics
Gate Transfer
Characteristics
Propagation Delay vs.
Ambient Temperature
MM74C00, MM74C02, MM74C04
Guaranteed Noise Margin
Over Temperature vs.
V
CC
Propagation Delay vs.
Ambient Temperature
MM74C00, MM74C02, MM74C04
Power Dissipation vs.
Frequency
MM74C00, MM74C02, MM74C04
Propagation Delay Time vs.
Load Capacitance
MM74C00, MM74C02, MM74C04
3
www.fairchildsemi.com
MM74C00 • MM74C02 • MM74C04
Switching Time Waveforms and AC Test Circuit
CMOS to CMOS
Delays measured with input t
r
, t
f
≤
20 ns.
www.fairchildsemi.com
4
京公网安备 11010802033920号
EEWORLD
