EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C1046V33-10VC

Description
Standard SRAM, 1MX4, 10ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
Categorystorage    storage   
File Size131KB,7 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric Compare View All

CY7C1046V33-10VC Overview

Standard SRAM, 1MX4, 10ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32

CY7C1046V33-10VC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerCypress Semiconductor
Parts packaging codeSOJ
package instruction0.400 INCH, PLASTIC, SOJ-32
Contacts32
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time10 ns
Other featuresAUTOMATIC POWER DOWN
I/O typeCOMMON
JESD-30 codeR-PDSO-J32
JESD-609 codee0
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width4
Humidity sensitivity level2
Number of functions1
Number of terminals32
word count1048576 words
character code1000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize1MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ32,.44
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Maximum standby current0.0002 A
Minimum standby current2 V
Maximum slew rate0.15 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
3
ADVANCE INFORMATION
CY7C1046V33
1M x 4 Static RAM
Features
• High speed
— t
AA
= 10 ns
• Low active power for 10 ns speed
— 540 mW (max.)
• Low CMOS standby power (L version)
— 1.8 mW (max.)
• 2.0V Data Retention (400
µW
at 2.0V retention)
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
• Easy memory expansion with CE and OE features
sion is provided by an active LOW Chip Enable (CE), an active
LOW Output Enable (OE), and three-state drivers. Writing to
the device is accomplished by taking Chip Enable (CE) and
Write Enable (WE) inputs LOW. Data on the four I/O pins (I/O
0
through I/O
3
) is then written into the location specified on the
address pins (A
0
through A
19
).
Reading from the device is accomplished by taking Chip
Enable (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the I/O pins.
The four input/output pins (I/O
0
through I/O
3
) are placed in a
high-impedance state when the device is deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE LOW, and WE LOW).
The CY7C1046V33 is available in a standard 400-mil-wide
32-pin SOJ package with center power and ground (revolution-
ary) pinout.
Functional Description
The CY7C1046V33 is a high-performance CMOS static RAM
organized as 1,048,576 words by 4 bits. Easy memory expan-
Logic Block Diagram
Pin Configuration
SOJ
Top View
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
INPUT BUFFER
I/O
0
SENSE AMPS
1M x 4
ARRAY
I/O
1
I/O
2
I/O
3
CE
WE
COLUMN
DECODER
POWER
DOWN
A
0
A
1
A
2
A
3
A
4
CE
I/O
0
V
CC
GND
I/O
1
WE
A
5
A
6
A
7
A
8
A
9
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A
19
A
18
A
17
A
16
A
15
OE
I/O
3
GND
V
CC
I/O
2
A
14
A
13
A
12
A
11
A
10
NC
ROW DECODER
A
11
A
12
A
13
A
14
A
15
A
16
A
17
A
18
A
19
OE
1046V33–1
1046V33–2
Selection Guide
7C1046V33-10
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby
Current (mA)
Shaded areas contain pre-release information.
7C1046V33-12
12
140
8
0.5
7C1046V33-15
15
130
8
0.5
10
150
Com’l
L version
8
0.5
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
June 4, 1999

CY7C1046V33-10VC Related Products

CY7C1046V33-10VC CY7C1046V33L-12VC CY7C1046V33-15VC CY7C1046V33-12VC CY7C1046V33L-15VC CY7C1046V33L-10VC
Description Standard SRAM, 1MX4, 10ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32 Standard SRAM, 1MX4, 12ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32 Standard SRAM, 1MX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32 Standard SRAM, 1MX4, 12ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32 Standard SRAM, 1MX4, 15ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32 Standard SRAM, 1MX4, 10ns, CMOS, PDSO32, 0.400 INCH, PLASTIC, SOJ-32
Is it lead-free? Contains lead Contains lead Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code SOJ SOJ SOJ SOJ SOJ SOJ
package instruction 0.400 INCH, PLASTIC, SOJ-32 0.400 INCH, PLASTIC, SOJ-32 0.400 INCH, PLASTIC, SOJ-32 0.400 INCH, PLASTIC, SOJ-32 0.400 INCH, PLASTIC, SOJ-32 0.400 INCH, PLASTIC, SOJ-32
Contacts 32 32 32 32 32 32
Reach Compliance Code compliant compliant compliant compliant compliant compliant
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 10 ns 12 ns 15 ns 12 ns 15 ns 10 ns
Other features AUTOMATIC POWER DOWN AUTOMATIC POWER DOWN AUTOMATIC POWER DOWN AUTOMATIC POWER DOWN AUTOMATIC POWER DOWN AUTOMATIC POWER DOWN
I/O type COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-PDSO-J32 R-PDSO-J32 R-PDSO-J32 R-PDSO-J32 R-PDSO-J32 R-PDSO-J32
JESD-609 code e0 e0 e0 e0 e0 e0
memory density 4194304 bit 4194304 bit 4194304 bit 4194304 bit 4194304 bit 4194304 bit
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
memory width 4 4 4 4 4 4
Humidity sensitivity level 2 2 2 2 2 2
Number of functions 1 1 1 1 1 1
Number of terminals 32 32 32 32 32 32
word count 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words
character code 1000000 1000000 1000000 1000000 1000000 1000000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
organize 1MX4 1MX4 1MX4 1MX4 1MX4 1MX4
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOJ SOJ SOJ SOJ SOJ SOJ
Encapsulate equivalent code SOJ32,.44 SOJ32,.44 SOJ32,.44 SOJ32,.44 SOJ32,.44 SOJ32,.44
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) 225 225 225 225 225 225
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum standby current 0.0002 A 0.0002 A 0.0002 A 0.0002 A 0.0002 A 0.0002 A
Minimum standby current 2 V 2 V 2 V 2 V 2 V 2 V
Maximum slew rate 0.15 mA 0.14 mA 0.13 mA 0.14 mA 0.13 mA 0.15 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD
Terminal form J BEND J BEND J BEND J BEND J BEND J BEND
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30 30 30
Maker Cypress Semiconductor - - Cypress Semiconductor Cypress Semiconductor Cypress Semiconductor
VR Identification Controller
VR recognition controller uses AMGSenT to make VR recognition controller. If you want to do it, you can discuss it together....
noisuf MEMS sensors
Why is PCB the key to successful product design?
Author: Paul Rako For many years, PCBs seemed to be "demoted" in the field of electronic engineering and became an unsung hero who only worked silently behind the scenes. Managers believed that PCB wi...
ohahaha PCB Design
Did you know that STM32 can implement hardware key debounce function?
Using the input filtering mechanism ( input filtering mechanism of STM32 timer )introduced in this blog , combined with the interrupt of input capture, the debounce function of the key can be easily i...
fuan1981 stm32/stm8
High internal resistance amplifier design issues
The output of a biological electrode fluctuates in the range of about 300mV plus or minus 100mV, and the electrode output current is very small, about 50nA. There are four proposed design schemes:1. I...
bigbat Analog electronics
【Video】FPGA access to HPS memory experiment
[media=swf,500,375]http://player.youku.com/player.php/sid/XNzI0ODI3OTY0/v.swf[/media]...
chenzhufly FPGA/CPLD
How to solve the problem of LCD screen voltage being too low and black screen restarting when the test bench is turned on?
The test bench is powered by a 5V switching power supply, and many wife, Bluetooth, and zigbee experimental modules are connected. Among them, there is an ARM core board with a 7-inch LCD screen. The ...
297229936 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 412  2649  2098  1831  2324  9  54  43  37  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号