EEWORLDEEWORLDEEWORLD

Part Number

Search

531BB201M000DGR

Description
LVDS Output Clock Oscillator, 201MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531BB201M000DGR Overview

LVDS Output Clock Oscillator, 201MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB201M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency201 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
stm32f429 based on LWIP transplantation tutorial or example under FreeRTOS system
I use the stm32f429 chip, have ported FreeRTOS, and have written many functions under this system. Now I want to add networking functions based on the current code. I am looking for a tutorial or exam...
xiaomei20111027 ARM Technology
Ask a very amateur question
I've been reading about digital electronics recently, and many questions are ambiguous. For example, in TTL inverter, there is a sentence that says "Since the collector loop resistance of T1 is the su...
tianshanzh Analog electronics
Selection of outstanding works from the National Undergraduate Electronic Design Competition Information Security Technology Invitational Competition
[i=s] This post was last edited by paulhyde on 2014-9-15 03:26 [/i] Selection of outstanding works from the 2008 National Undergraduate Electronic Design Competition Information Security Technology Sp...
open82977352 Electronics Design Contest
ALTERA FFT IP Core Data
[i=s] This post was last edited by paulhyde on 2014-9-15 03:11 [/i] ALTERA FFT IP core information...
fpga126 Electronics Design Contest
Working principle and function overview of photoelectric liquid level sensor and its dynamic diagram demonstration
Working principle: The photoelectric water level sensor contains a near-infrared light-emitting diode and a photosensitive receiver. The light emitted by the light-emitting diode is directed to the le...
天阶山木 Industrial Control Electronics
UTStarcom's XV6700 smartphone enters the US market
[i=s] This post was last edited by jameswangsynnex on 2015-3-3 19:57 [/i] Today, at the International Consumer Electronics Show (CES) held in Las Vegas, VERIZON, the first company in the United States...
aifang Mobile and portable

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 800  1832  2090  2124  1107  17  37  43  23  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号