EEWORLDEEWORLDEEWORLD

Part Number

Search

QL3004E-1PFN100C

Description
Field Programmable Gate Array, 96 CLBs, 4000 Gates, 96-Cell, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MO-136, TQFP-100
CategoryProgrammable logic devices    Programmable logic   
File Size886KB,49 Pages
ManufacturerQuickLogic Corporation
Websitehttps://www.quicklogic.com
Environmental Compliance  
Download Datasheet Parametric View All

QL3004E-1PFN100C Overview

Field Programmable Gate Array, 96 CLBs, 4000 Gates, 96-Cell, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, LEAD FREE, MO-136, TQFP-100

QL3004E-1PFN100C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerQuickLogic Corporation
Parts packaging codeQFP
package instructionLFQFP, QFP100,.63SQ,20
Contacts100
Reach Compliance Codecompliant
Combined latency of CLB-Max4.8 ns
JESD-30 codeS-PQFP-G100
JESD-609 codee3
length14 mm
Humidity sensitivity level3
Configurable number of logic blocks96
Equivalent number of gates4000
Number of entries82
Number of logical units96
Output times74
Number of terminals100
Maximum operating temperature70 °C
Minimum operating temperature
organize96 CLBS, 4000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP100,.63SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
power supply3.3,3.3/5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width14 mm
pASIC 3 FPGA Family Data Sheet
••••••
Up to 60,000 Usable PLD Gate pASIC 3 FPGA Combining High
Performance and High Density
Device Highlights
High Performance & High Density
• Up to 60,000 usable PLD gates with up to
316 I/Os
• 300 MHz 16-bit counters, 400 MHz datapaths
• 0.35 µm four-layer metal non-volatile CMOS
process for smallest die sizes
Up to Eight Low-Skew Distributed
Networks
• Two array clock/control networks are available to
the logic cell flip-flop; clock, set, and reset inputs
— each can be driven by an input-only pin
• Up to six global clock/control networks are
available to the logic cell; F1, clock, set, and reset
inputs and the data input, I/O register clock,
reset, and enable inputs as well as the output
enable control — each can be driven by an input-
only pin, I/O pin, any logic cell output, or I/O cell
feedback
Easy to Use/Fast Development
Cycles
• 100% routable with 100% utilization and
complete pin-out stability
• Variable-grain logic cells provide high
performance and 100% utilization
• Comprehensive design tools include high quality
Verilog/VHDL synthesis
High Performance
• Input + logic cell + output total delays under 6 ns
• Data path speeds over 400 MHz
• Counter speeds over 300 MHz
Figure 1:
Up to 1,584
pASIC 3 Logic Cells
Advanced I/O Capabilities
• Interfaces with 3.3 V and 5.0 V devices
• PCI compliant with 3.3 V and 5.0 V buses
for -1/-2/-3/-4 speed grades
• Full JTAG boundary scan
• I/O cells with individually controlled registered
input path and output enables
Up to 316 I/O Pins
• Up to 308 bidirectional input/output pins,
PCI-compliant for 5.0 V and 3.3 V buses for
-1/-2/-3/-4 speed grades
• Up to eight high-drive input/distributed network
pins
© 2005 QuickLogic Corporation
www.quicklogic.com
1
90% new fpga board big sale + usb downloader + free shipping
90% new fpga board big sale + usb downloader + free shipping. Hurry up if you want to buy, only one piece. We treat customers with sincerity. No serious buyers please http://item.taobao.com/item.htm?i...
长城希望 Buy&Sell
Help with Ethernet data frame processing
I want to analyze and process every data frame flowing through an 8-port 10/100Mbps switch. What chip can I use to achieve this? How can I design it using FPGA? Can I use DSP to process the above situ...
ghb912 DSP and ARM Processors
Error compiling QTE middleware
My own class inherited from QWSKEYBOARDHANDLE, after adding it to QTE45, always complains that several functions I wrote are defined repeatedly. I wrote them according to the two files 41XX_QWS.H (CPP...
yycall Embedded System
TMS570 chip PWM phase shift setting
Hello everyone! I want to use TMS570LC4357 to realize the following waveform. How should I set it?I thought of setting the counter phase difference to 120°, as follows:But I have tried for a long time...
Papa16 DSP and ARM Processors
Similarities and Differences between DSP Processors and General-Purpose Processors
Consider an example of digital signal processing, such as a finite impulse response (FIR) filter. In mathematical terms, an FIR filter is a series of dot products. Take an input and an ordinal vector,...
guangqiji DSP and ARM Processors
STM32F4 series development board
If anyone has an unused STM32F4 series development board, please contact me at QQ 921288716. Thank you....
曹伟1993 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1909  2751  1883  1714  2663  39  56  38  35  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号