531FB1095M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531FB1095M00DG

531FB1095M00DG: DescriptionLVDS Output Clock Oscillator, 1095MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FB1095M00DG Overview

LVDS Output Clock Oscillator, 1095MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB1095M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1095 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

STK4131II audio IC circuit diagram

800w bidirectional controllable dimmer circuit

555 DC 3V conversion DC 100V circuit

Word

MAX660 oscillation frequency high-speed changing method circuit diagram

Computer motherboard circuit diagram 815 4_07

Power Amplifier for Wireless Headphones: [i=s]This post was last edited by dontium on 2015-1-23 12:42[/i] This is an article about TI's wireless headphone power amplifier. It gives several implementation methods and circuit design methods. I...; dontium Analogue and Mixed Signal

Which one is more reliable to buy TI devices on Taobao? Please recommend: The quantity is not large, so it is too expensive to buy from TI agents. I bought 100 BQ21040 lithium battery charging chips a few days ago, and used 50 of them. Two of them did not work the first tim...; z45217 TI Technology Forum

The driver failed to start. Under [HKEY_LOCAL_MACHINE\Drivers\Active], the DLL numbers are inconsistent:: I wrote a GPIO driver, which can be successfully compiled and integrated into the OS. After startup, I checked the DLL information under [HKEY_LOCAL_MACHINE\Drivers\BuiltIn] and it was normal. However...; ccqingzhi Embedded System

FPGA Special Pins: FPGA Special Pins Cyclone II Series B Series B [b] Let's get started~~1/1. I/O, ASDO This pin is a dedicated output pin and can be used as an I/O pin in PS and JTAG modes. In AS mode, this pin is used...; zx_lx FPGA/CPLD

PC debugging tool for level measurement system based on capacitance digital converter AD7746 is in progress: First make a rough outline of the debugging interface of the host computer, and then modify the functions and interface based on the in-depth understanding....; 蓝雨夜 ADI Reference Circuit

My evc4.0 compilation prompts fatal error LNK1181: cannot open input file 'commctrl: Anyone who knows please tell me...; lmingzhen Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components